Home
last modified time | relevance | path

Searched refs:SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h648 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK macro
H A Dsdma0_4_0_sh_mask.h649 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x00000004L macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1063 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x4 macro
H A Doss_2_4_sh_mask.h1153 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x4 macro
H A Doss_3_0_1_sh_mask.h1173 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x4 macro
H A Doss_3_0_sh_mask.h1679 #define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x4 macro