Home
last modified time | relevance | path

Searched refs:SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h1021 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h1029 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h992 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2 macro
H A Doss_2_4_sh_mask.h1078 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2 macro
H A Doss_3_0_1_sh_mask.h1098 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2 macro
H A Doss_3_0_sh_mask.h1604 #define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2 macro