Home
last modified time | relevance | path

Searched refs:SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h1292 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h1486 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1170 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_2_4_sh_mask.h1290 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_3_0_1_sh_mask.h1738 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17 macro
H A Doss_3_0_sh_mask.h2054 #define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17 macro