Home
last modified time | relevance | path

Searched refs:SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h1326 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro
H A Dsdma0_4_0_sh_mask.h1520 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1181 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_2_4_sh_mask.h1301 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_3_0_1_sh_mask.h1749 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_3_0_sh_mask.h2065 #define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro