Home
last modified time | relevance | path

Searched refs:SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h1563 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK … macro
H A Dsdma0_4_0_sh_mask.h1757 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1323 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_2_4_sh_mask.h1461 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_3_0_1_sh_mask.h1937 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_3_0_sh_mask.h2247 #define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro