Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS_REG__IDLE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h484 #define SDMA0_STATUS_REG__IDLE__SHIFT macro
H A Dsdma0_4_0_sh_mask.h485 #define SDMA0_STATUS_REG__IDLE__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h910 #define SDMA0_STATUS_REG__IDLE__SHIFT 0x0 macro
H A Doss_2_4_sh_mask.h990 #define SDMA0_STATUS_REG__IDLE__SHIFT 0x0 macro
H A Doss_3_0_1_sh_mask.h1008 #define SDMA0_STATUS_REG__IDLE__SHIFT 0x0 macro
H A Doss_3_0_sh_mask.h1514 #define SDMA0_STATUS_REG__IDLE__SHIFT 0x0 macro