Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS_REG__INT_IDLE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h511 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h512 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT 0x1e macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h960 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT 0x1e macro
H A Doss_2_4_sh_mask.h1044 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT 0x1e macro
H A Doss_3_0_1_sh_mask.h1062 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT 0x1e macro
H A Doss_3_0_sh_mask.h1568 #define SDMA0_STATUS_REG__INT_IDLE__SHIFT 0x1e macro