Home
last modified time | relevance | path

Searched refs:SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h849 #define SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK macro
H A Dsdma0_4_0_sh_mask.h850 #define SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK 0x0E000000L macro