Home
last modified time | relevance | path

Searched refs:SDMA0_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h906 #define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT macro
H A Dsdma0_4_0_sh_mask.h907 #define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT 0x4 macro