Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SIT_H264_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Duvd_v6_0.c662 UVD_SUVD_CGC_GATE__SIT_H264_MASK |
695 UVD_SUVD_CGC_GATE__SIT_H264_MASK |
1277 UVD_SUVD_CGC_GATE__SIT_H264_MASK | in uvd_v6_0_enable_clock_gating()
H A Dvcn_v1_0.c417 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v1_0_disable_clock_gating()
/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h233 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK macro
H A Duvd_5_0_sh_mask.h737 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x80 macro
H A Duvd_6_0_sh_mask.h739 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x80 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h436 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK macro