Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_5_0_sh_mask.h775 #define UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK_MASK 0x800 macro
H A Duvd_6_0_sh_mask.h773 #define UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK_MASK 0x800 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h494 #define UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK_MASK … macro