Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_5_0_sh_mask.h772 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK__SHIFT 0x9 macro
H A Duvd_6_0_sh_mask.h770 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK__SHIFT 0x9 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h464 #define UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK__SHIFT … macro