Home
last modified time | relevance | path

Searched refs:cts_32khz (Results 1 – 11 of 11) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_afmt.c100 amdgpu_afmt_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in amdgpu_afmt_acr()
H A Damdgpu.h1854 int cts_32khz; member
H A Ddce_v10_0.c1467 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v10_0_afmt_update_ACR()
H A Ddce_v11_0.c1509 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v11_0_afmt_update_ACR()
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.c985 uint32_t cts_32khz; member
1146 audio_clock_info->cts_32khz = actual_pixel_clock_in_khz; in get_audio_clock_info()
1218 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc1_se_setup_hdmi_audio()
/dragonfly/sys/dev/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c1103 uint32_t cts_32khz; member
1285 audio_clock_info->cts_32khz = actual_pixel_clock_in_khz; in get_audio_clock_info()
1363 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in dce110_se_setup_hdmi_audio()
/dragonfly/sys/dev/drm/radeon/
H A Ddce3_1_afmt.c191 HDMI0_ACR_CTS_32(acr->cts_32khz), in dce3_2_hdmi_update_acr()
H A Dr600_hdmi.c195 HDMI0_ACR_CTS_32(acr->cts_32khz), in r600_hdmi_update_acr()
H A Devergreen_hdmi.c92 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
H A Dradeon_audio.c622 radeon_audio_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in radeon_audio_acr()
H A Dradeon.h2925 int cts_32khz; member