Searched refs:hwseq (Results 1 – 6 of 6) sorted by relevance
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/ |
H A D | dcn10_hw_sequencer.c | 80 struct dce_hwseq *hws = dc->hwseq; in log_mpc_crc() 535 struct dce_hwseq *hws = dc->hwseq; in undo_DEGVIDCN10_253_wa() 555 struct dce_hwseq *hws = dc->hwseq; in apply_DEGVIDCN10_253_wa() 607 if (!dc->hwseq->wa.false_optc_underflow) in false_optc_underflow_wa() 890 struct dce_hwseq *hws = dc->hwseq; in plane_atomic_power_down() 960 struct dce_hwseq *hws = dc->hwseq; in dcn10_init_hw() 983 disable_vga(dc->hwseq); in dcn10_init_hw() 1095 enable_power_gating_plane(dc->hwseq, true); in dcn10_init_hw() 1593 struct dce_hwseq *hws = dc->hwseq; in dcn10_enable_plane() 1601 power_on_plane(dc->hwseq, in dcn10_enable_plane() [all …]
|
/dragonfly/sys/dev/drm/amd/display/dc/dce/ |
H A D | dce_hwseq.c | 53 struct dce_hwseq *hws = dc->hwseq; in dce_pipe_control_lock()
|
/dragonfly/sys/dev/drm/amd/display/dc/dce110/ |
H A D | dce110_hw_sequencer.c | 854 struct dce_hwseq *hwseq = ctx->dc->hwseq; in hwss_edp_power_control() local 865 if (power_up != is_panel_powered_on(hwseq)) { in hwss_edp_power_control() 936 struct dce_hwseq *hws = ctx->dc->hwseq; in hwss_edp_backlight_control() 2057 dce_crtc_switch_to_clk_src(dc->hwseq, in dce110_apply_ctx_to_hw() 2173 dce_set_blender_mode(dc->hwseq, pipe_ctx->stream_res.tg->inst, blender_mode); in program_surface_visibility() 2380 dce_clock_gating_power_up(dc->hwseq, false); in init_hw() 2623 dce_enable_fe_clock(dc->hwseq, mi->inst, true); in dce110_program_front_end_for_pipe()
|
/dragonfly/sys/dev/drm/amd/display/dc/ |
H A D | dc.h | 305 struct dce_hwseq *hwseq; member
|
/dragonfly/sys/dev/drm/amd/display/dc/core/ |
H A D | dc_resource.c | 169 kfree(dc->hwseq); in dc_destroy_resource_pool() 265 dc->hwseq = create_funcs->create_hwseq(ctx); in resource_construct()
|
H A D | dc.c | 1615 dc->hwss.init_sys_ctx(dc->hwseq, dc, &dc->vm_pa_config); in dc_set_power_state()
|