Home
last modified time | relevance | path

Searched refs:lanes_number (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/include/
H A Dbios_parser_types.h108 enum dc_lane_count lanes_number; member
118 enum dc_lane_count lanes_number; member
142 enum dc_lane_count lanes_number; member
/dragonfly/sys/dev/drm/amd/display/dc/bios/
H A Dcommand_table.c234 if (LANE_COUNT_FOUR < cntl->lanes_number) in encoder_control_digx_v3()
248 params.ucLaneNum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v3()
263 if (LANE_COUNT_FOUR < cntl->lanes_number) in encoder_control_digx_v4()
277 params.ucLaneNum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v4()
300 params.ucLaneNum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v5()
445 if (LANE_COUNT_FOUR < cntl->lanes_number) { in transmitter_control_v2()
582 if (LANE_COUNT_FOUR < cntl->lanes_number) { in transmitter_control_v3()
640 params.ucLaneNum = (uint8_t)cntl->lanes_number; in transmitter_control_v3()
716 if (LANE_COUNT_FOUR < cntl->lanes_number) in transmitter_control_v4()
786 params.ucLaneNum = (uint8_t)cntl->lanes_number; in transmitter_control_v1_5()
[all …]
H A Dcommand_table_helper.c205 ctrl_param->ucLaneNum = (uint8_t)(control->lanes_number); in dal_cmd_table_helper_assign_control_parameter()
H A Dcommand_table2.c121 params.lanenum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v1_5()
211 ps.param.lanenum = (uint8_t)cntl->lanes_number; in transmitter_control_v1_6()
/dragonfly/sys/dev/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c843 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_link_encoder_hw_init()
940 cntl.lanes_number = 8; in dce110_link_encoder_enable_tmds_output()
942 cntl.lanes_number = 4; in dce110_link_encoder_enable_tmds_output()
981 cntl.lanes_number = link_settings->lane_count; in dce110_link_encoder_enable_dp_output()
1020 cntl.lanes_number = link_settings->lane_count; in dce110_link_encoder_enable_dp_mst_output()
1099 cntl.lanes_number = link_settings->link_settings.lane_count; in dce110_link_encoder_dp_set_lane_settings()
H A Ddce_stream_encoder.c552 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_stream_encoder_hdmi_set_stream_attribute()
666 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR; in dce110_stream_encoder_dvi_set_stream_attribute()
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_link_encoder.c791 cntl.lanes_number = LANE_COUNT_FOUR; in dcn10_link_encoder_hw_init()
889 cntl.lanes_number = 8; in dcn10_link_encoder_enable_tmds_output()
891 cntl.lanes_number = 4; in dcn10_link_encoder_enable_tmds_output()
930 cntl.lanes_number = link_settings->lane_count; in dcn10_link_encoder_enable_dp_output()
969 cntl.lanes_number = link_settings->lane_count; in dcn10_link_encoder_enable_dp_mst_output()
1052 cntl.lanes_number = link_settings->link_settings.lane_count; in dcn10_link_encoder_dp_set_lane_settings()
H A Ddcn10_stream_encoder.c492 cntl.lanes_number = LANE_COUNT_FOUR; in enc1_stream_encoder_hdmi_set_stream_attribute()
598 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR; in enc1_stream_encoder_dvi_set_stream_attribute()
/dragonfly/sys/dev/drm/amd/display/dc/dce110/
H A Ddce110_hw_sequencer.c905 cntl.lanes_number = LANE_COUNT_FOUR; in hwss_edp_power_control()
966 cntl.lanes_number = LANE_COUNT_FOUR; in hwss_edp_backlight_control()