Home
last modified time | relevance | path

Searched refs:mmDCP1_INPUT_CSC_C31_C32 (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h1726 #define mmDCP1_INPUT_CSC_C31_C32 0x1D3A macro
H A Ddce_8_0_d.h1936 #define mmDCP1_INPUT_CSC_C31_C32 0x1d3a macro
H A Ddce_10_0_d.h2785 #define mmDCP1_INPUT_CSC_C31_C32 0x1c3a macro
H A Ddce_11_0_d.h2539 #define mmDCP1_INPUT_CSC_C31_C32 0x1c3a macro
H A Ddce_11_2_d.h3770 #define mmDCP1_INPUT_CSC_C31_C32 0x1c3a macro
H A Ddce_12_0_offset.h4382 #define mmDCP1_INPUT_CSC_C31_C32 … macro