Home
last modified time | relevance | path

Searched refs:mmDCP2_REGAMMA_CNTLB_END_CNTL1 (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h1946 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x40B2 macro
H A Ddce_8_0_d.h2728 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x40b2 macro
H A Ddce_10_0_d.h3507 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x1eb2 macro
H A Ddce_11_0_d.h3268 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x1eb2 macro
H A Ddce_11_2_d.h4499 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x1eb2 macro
H A Ddce_12_0_offset.h5356 #define mmDCP2_REGAMMA_CNTLB_END_CNTL1 macro