Home
last modified time | relevance | path

Searched refs:mmDCP5_INPUT_CSC_CONTROL (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h2380 #define mmDCP5_INPUT_CSC_CONTROL 0x4935 macro
H A Ddce_8_0_d.h1905 #define mmDCP5_INPUT_CSC_CONTROL 0x4935 macro
H A Ddce_10_0_d.h2754 #define mmDCP5_INPUT_CSC_CONTROL 0x4435 macro
H A Ddce_11_0_d.h2508 #define mmDCP5_INPUT_CSC_CONTROL 0x4435 macro
H A Ddce_11_2_d.h3739 #define mmDCP5_INPUT_CSC_CONTROL 0x4435 macro
H A Ddce_12_0_offset.h7486 #define mmDCP5_INPUT_CSC_CONTROL … macro