Home
last modified time | relevance | path

Searched refs:mmDP0_DP_DPHY_PRBS_CNTL (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3125 #define mmDP0_DP_DPHY_PRBS_CNTL 0x1CD4 macro
H A Ddce_8_0_d.h3916 #define mmDP0_DP_DPHY_PRBS_CNTL 0x1cd4 macro
H A Ddce_10_0_d.h4548 #define mmDP0_DP_DPHY_PRBS_CNTL 0x4ab5 macro
H A Ddce_11_0_d.h4538 #define mmDP0_DP_DPHY_PRBS_CNTL 0x4ab5 macro
H A Ddce_11_2_d.h5770 #define mmDP0_DP_DPHY_PRBS_CNTL 0x4ab5 macro
H A Ddce_12_0_offset.h10238 #define mmDP0_DP_DPHY_PRBS_CNTL … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h8381 #define mmDP0_DP_DPHY_PRBS_CNTL … macro