Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_32_1 (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Ddce_v10_0.c1469 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset); in dce_v10_0_afmt_update_ACR()
1471 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp); in dce_v10_0_afmt_update_ACR()
H A Ddce_v11_0.c1511 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset); in dce_v11_0_afmt_update_ACR()
1513 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp); in dce_v11_0_afmt_update_ACR()
/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3851 #define mmHDMI_ACR_32_1 0x1C38 macro
H A Ddce_8_0_d.h3191 #define mmHDMI_ACR_32_1 0x1c38 macro
H A Ddce_10_0_d.h3970 #define mmHDMI_ACR_32_1 0x4a2f macro
H A Ddce_11_0_d.h3837 #define mmHDMI_ACR_32_1 0x4a2f macro
H A Ddce_11_2_d.h5068 #define mmHDMI_ACR_32_1 0x4a2f macro