Home
last modified time | relevance | path

Searched refs:mmINTERRUPT_CNTL (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dnbio_v6_1.c137 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v6_1_ih_control()
144 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v6_1_ih_control()
H A Dnbio_v7_0.c228 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v7_0_ih_control()
235 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v7_0_ih_control()
H A Dcz_ih.c115 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in cz_ih_irq_init()
122 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in cz_ih_irq_init()
H A Diceland_ih.c115 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in iceland_ih_irq_init()
122 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in iceland_ih_irq_init()
H A Dtonga_ih.c111 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in tonga_ih_irq_init()
118 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in tonga_ih_irq_init()
/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_d.h633 #define mmINTERRUPT_CNTL 0x151A macro
H A Dbif_4_1_d.h44 #define mmINTERRUPT_CNTL 0x151a macro
H A Dbif_5_0_d.h52 #define mmINTERRUPT_CNTL 0x151a macro
H A Dbif_5_1_d.h45 #define mmINTERRUPT_CNTL 0x151a macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_offset.h811 #define mmINTERRUPT_CNTL … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbio/
H A Dnbio_6_1_offset.h2458 #define mmINTERRUPT_CNTL … macro
H A Dnbio_7_0_offset.h4342 #define mmINTERRUPT_CNTL … macro