/dragonfly/sys/dev/drm/ |
H A D | drm_vblank.c | 374 unsigned int pipe = vblank->pipe; in vblank_disable_fn() local 393 for (pipe = 0; pipe < dev->num_crtcs; pipe++) { in drm_vblank_cleanup() 879 e->pipe = pipe; in drm_crtc_arm_vblank_event() 911 e->pipe = pipe; in drm_crtc_send_vblank_event() 1145 if (e->pipe != pipe) in drm_crtc_vblank_off() 1344 e->pipe = pipe; in drm_queue_vblank_event() 1491 pipe++; in drm_wait_vblank_ioctl() 1581 if (e->pipe != pipe) in drm_handle_vblank_events() 1691 int pipe; in drm_crtc_get_sequence_ioctl() local 1745 int pipe; in drm_crtc_queue_sequence_ioctl() local [all …]
|
H A D | drm_simple_kms_helper.c | 56 if (!pipe->funcs || !pipe->funcs->enable) in drm_simple_kms_crtc_enable() 59 pipe->funcs->enable(pipe, crtc->state); in drm_simple_kms_crtc_enable() 68 if (!pipe->funcs || !pipe->funcs->disable) in drm_simple_kms_crtc_disable() 71 pipe->funcs->disable(pipe); in drm_simple_kms_crtc_disable() 116 if (!pipe->funcs || !pipe->funcs->check) in drm_simple_kms_plane_atomic_check() 128 if (!pipe->funcs || !pipe->funcs->update) in drm_simple_kms_plane_atomic_update() 131 pipe->funcs->update(pipe, old_pstate); in drm_simple_kms_plane_atomic_update() 140 if (!pipe->funcs || !pipe->funcs->prepare_fb) in drm_simple_kms_plane_prepare_fb() 143 return pipe->funcs->prepare_fb(pipe, state); in drm_simple_kms_plane_prepare_fb() 152 if (!pipe->funcs || !pipe->funcs->cleanup_fb) in drm_simple_kms_plane_cleanup_fb() [all …]
|
/dragonfly/sys/kern/ |
H A D | sys_pipe.c | 279 struct pipe *pipe; in kern_pipe() local 411 struct pipe *pipe; in pipe_create() local 451 struct pipe *pipe; in pipe_read() local 698 struct pipe *pipe; in pipe_write() local 990 struct pipe *pipe; in pipe_ioctl() local 1050 struct pipe *pipe; in pipe_stat() local 1084 struct pipe *pipe; in pipe_close() local 1111 struct pipe *pipe; in pipe_shutdown() local 1288 struct pipe *pipe; in pipe_kqfilter() local 1325 struct pipe *pipe; in filt_pipedetach() local [all …]
|
/dragonfly/sys/dev/drm/i915/ |
H A D | intel_color.c | 112 int pipe = intel_crtc->pipe; in i9xx_load_ycbcr_conversion_matrix() local 140 int i, pipe = intel_crtc->pipe; in i9xx_load_csc_matrix() local 254 int pipe = to_intel_crtc(crtc)->pipe; in cherryview_load_csc_matrix() local 315 enum i915_pipe pipe = intel_crtc->pipe; in i9xx_load_luts_internal() local 389 enum i915_pipe pipe = to_intel_crtc(state->crtc)->pipe; in bdw_load_degamma_lut() local 420 enum i915_pipe pipe = to_intel_crtc(state->crtc)->pipe; in bdw_load_gamma_lut() local 470 enum i915_pipe pipe = to_intel_crtc(state->crtc)->pipe; in broadwell_load_luts() local 483 POSTING_READ(GAMMA_MODE(pipe)); in broadwell_load_luts() 495 enum i915_pipe pipe = to_intel_crtc(state->crtc)->pipe; in glk_load_degamma_lut() local 528 enum i915_pipe pipe = to_intel_crtc(crtc)->pipe; in glk_load_luts() local [all …]
|
H A D | intel_fifo_underrun.c | 55 enum i915_pipe pipe; in ivb_can_enable_err_int() local 59 for_each_pipe(dev_priv, pipe) { in ivb_can_enable_err_int() 72 enum i915_pipe pipe; in cpt_can_enable_serr_int() local 77 for_each_pipe(dev_priv, pipe) { in cpt_can_enable_serr_int() 107 enum i915_pipe pipe, in i9xx_set_fifo_underrun_reporting() argument 111 i915_reg_t reg = PIPESTAT(pipe); in i9xx_set_fifo_underrun_reporting() 142 enum i915_pipe pipe = crtc->pipe; in ivybridge_check_fifo_underruns() local 158 enum i915_pipe pipe, in ivybridge_set_fifo_underrun_reporting() argument 175 pipe_name(pipe)); in ivybridge_set_fifo_underrun_reporting() 363 enum i915_pipe pipe) in intel_cpu_fifo_underrun_irq_handler() argument [all …]
|
H A D | intel_dpio_phy.c | 647 enum i915_pipe pipe = intel_crtc->pipe; in chv_set_phy_signal_level() local 742 enum i915_pipe pipe = crtc->pipe; in chv_data_lane_soft_reset() local 788 enum i915_pipe pipe = intel_crtc->pipe; in chv_phy_pre_pll_enable() local 830 if (pipe != PIPE_B) in chv_phy_pre_pll_enable() 870 int pipe = intel_crtc->pipe; in chv_phy_pre_encoder_enable() local 956 enum i915_pipe pipe = to_intel_crtc(encoder->base.crtc)->pipe; in chv_phy_post_pll_disable() local 994 int pipe = intel_crtc->pipe; in vlv_set_phy_signal_level() local 1020 int pipe = intel_crtc->pipe; in vlv_phy_pre_pll_enable() local 1048 int pipe = intel_crtc->pipe; in vlv_phy_pre_encoder_enable() local 1056 if (pipe) in vlv_phy_pre_encoder_enable() [all …]
|
H A D | i915_reg.h | 144 #define _PIPE(pipe, a, b) ((a) + (pipe)*((b)-(a))) argument 145 #define _MMIO_PIPE(pipe, a, b) _MMIO(_PIPE(pipe, a, b)) argument 1410 #define DPIO_PHY(pipe) ((pipe) >> 1) argument 3210 #define FP0(pipe) _MMIO_PIPE(pipe, _FPA0, _FPB0) argument 3211 #define FP1(pipe) _MMIO_PIPE(pipe, _FPA1, _FPB1) argument 4084 #define ADPA_PIPE_SELECT(pipe) ((pipe) << 30) argument 4244 #define SDVO_PIPE_SEL(pipe) ((pipe) << 30) argument 4341 #define LVDS_PIPE(pipe) ((pipe) << 30) argument 4552 #define BLM_PIPE(pipe) ((pipe) << 29) argument 5883 #define CURPOS(pipe) _CURSOR2(pipe, _CURAPOS) argument [all …]
|
H A D | intel_sprite.c | 187 enum i915_pipe pipe = crtc->pipe; in intel_pipe_update_end() local 241 enum i915_pipe pipe = plane->pipe; in skl_update_plane() local 319 enum i915_pipe pipe = plane->pipe; in skl_disable_plane() local 338 enum i915_pipe pipe = plane->pipe; in skl_plane_get_hw_state() local 462 enum i915_pipe pipe = plane->pipe; in vlv_update_plane() local 515 enum i915_pipe pipe = plane->pipe; in vlv_disable_plane() local 535 enum i915_pipe pipe = plane->pipe; in vlv_plane_get_hw_state() local 612 enum i915_pipe pipe = plane->pipe; in ivb_update_plane() local 673 enum i915_pipe pipe = plane->pipe; in ivb_disable_plane() local 886 if (plane->pipe != crtc->pipe) { in intel_check_sprite_plane() [all …]
|
H A D | intel_audio.c | 289 enum i915_pipe pipe = intel_crtc->pipe; in hsw_dp_audio_config_update() local 332 enum i915_pipe pipe = intel_crtc->pipe; in hsw_hdmi_audio_config_update() local 379 enum i915_pipe pipe = intel_crtc->pipe; in hsw_audio_codec_disable() local 411 enum i915_pipe pipe = intel_crtc->pipe; in hsw_audio_codec_enable() local 460 enum i915_pipe pipe = intel_crtc->pipe; in ilk_audio_codec_disable() local 506 enum i915_pipe pipe = intel_crtc->pipe; in ilk_audio_codec_enable() local 625 pipe = -1; in intel_audio_codec_enable() 649 enum i915_pipe pipe = crtc->pipe; in intel_audio_codec_disable() local 662 pipe = -1; in intel_audio_codec_disable() 775 if (pipe > 0) [all …]
|
H A D | i915_irq.c | 544 I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); in bdw_update_pipe_irq() 848 enum i915_pipe pipe = crtc->pipe; in __intel_get_crtc_scanline() local 908 pipe); in i915_get_crtc_scanoutpos() 1793 enum i915_pipe pipe; in i9xx_pipestat_irq_reset() local 1807 int pipe; in i9xx_pipestat_irq_ack() local 1831 switch (pipe) { in i9xx_pipestat_irq_ack() 2193 int pipe; in ibx_irq_handler() local 2279 int pipe; in cpt_irq_handler() local 2949 DE_PIPE_VBLANK_IVB(pipe) : DE_PIPE_VBLANK(pipe); in ironlake_enable_vblank() 2999 DE_PIPE_VBLANK_IVB(pipe) : DE_PIPE_VBLANK(pipe); in ironlake_disable_vblank() [all …]
|
H A D | intel_display.c | 3724 int pipe = crtc->pipe; in intel_fdi_normal_train() local 3767 int pipe = crtc->pipe; in ironlake_fdi_link_train() local 3868 int pipe = crtc->pipe; in gen6_fdi_link_train() local 4001 int pipe = crtc->pipe; in ivb_manual_fdi_link_train() local 4487 int pipe = crtc->pipe; in ironlake_pch_enable() local 4780 int pipe = crtc->pipe; in skylake_pfit_enable() local 4802 int pipe = crtc->pipe; in ironlake_pfit_enable() local 5465 int pipe = crtc->pipe; in ironlake_pfit_disable() local 6470 int pipe = crtc->pipe; in intel_pch_transcoder_set_m_n() local 6483 int pipe = crtc->pipe; in intel_cpu_transcoder_set_m_n() local [all …]
|
H A D | intel_psr.c | 223 enum i915_pipe pipe = to_intel_crtc(crtc)->pipe; in vlv_psr_activate() local 231 I915_WRITE(VLV_PSRCTL(pipe), I915_READ(VLV_PSRCTL(pipe)) | in vlv_psr_activate() 672 enum i915_pipe pipe = to_intel_crtc(crtc)->pipe; in intel_psr_work() local 701 VLV_PSRSTAT(pipe), in intel_psr_work() 732 enum i915_pipe pipe = to_intel_crtc(crtc)->pipe; in intel_psr_exit() local 796 enum i915_pipe pipe; in intel_psr_single_frame_update() local 816 pipe = to_intel_crtc(crtc)->pipe; in intel_psr_single_frame_update() 846 enum i915_pipe pipe; in intel_psr_invalidate() local 858 pipe = to_intel_crtc(crtc)->pipe; in intel_psr_invalidate() 886 enum i915_pipe pipe; in intel_psr_flush() local [all …]
|
H A D | intel_pm.c | 483 enum i915_pipe pipe = crtc->pipe; in vlv_get_fifo_size() local 1501 enum i915_pipe pipe = crtc->pipe; in g4x_merge_wm() local 1503 wm->pipe[pipe] = wm_state->wm; in g4x_merge_wm() 2093 enum i915_pipe pipe = crtc->pipe; in vlv_merge_wm() local 3811 enum i915_pipe pipe = crtc->pipe; in skl_ddb_get_hw_state() local 4171 enum i915_pipe pipe = intel_crtc->pipe; in skl_allocate_pipe_ddb() local 5108 enum i915_pipe pipe = crtc->pipe; in skl_atomic_update_crtc_wm() local 5476 enum i915_pipe pipe = crtc->pipe; in g4x_wm_get_hw_state() local 5489 wm->pipe[pipe].plane[plane_id]; in g4x_wm_get_hw_state() 5654 enum i915_pipe pipe = crtc->pipe; in vlv_wm_get_hw_state() local [all …]
|
H A D | intel_crt.c | 67 enum i915_pipe *pipe) in intel_crt_get_hw_state() argument 87 *pipe = PORT_TO_PIPE_CPT(tmp); in intel_crt_get_hw_state() 89 *pipe = PORT_TO_PIPE(tmp); in intel_crt_get_hw_state() 170 else if (crtc->pipe == 0) in intel_crt_set_dpms() 267 int pipe = intel_crtc->pipe; in hsw_pre_enable_crt() local 283 int pipe = intel_crtc->pipe; in hsw_enable_crt() local 628 bclrpat_reg = BCLRPAT(pipe); in intel_crt_load_detect() 629 vtotal_reg = VTOTAL(pipe); in intel_crt_load_detect() 630 vblank_reg = VBLANK(pipe); in intel_crt_load_detect() 631 vsync_reg = VSYNC(pipe); in intel_crt_load_detect() [all …]
|
H A D | intel_dvo.c | 138 enum i915_pipe *pipe) in intel_dvo_get_hw_state() argument 150 *pipe = PORT_TO_PIPE(tmp); in intel_dvo_get_hw_state() 268 int pipe = crtc->pipe; in intel_dvo_pre_enable() local 279 if (pipe == 1) in intel_dvo_pre_enable() 443 enum i915_pipe pipe; in intel_dvo_init() local 476 for_each_pipe(dev_priv, pipe) { in intel_dvo_init() 477 dpll[pipe] = I915_READ(DPLL(pipe)); in intel_dvo_init() 478 I915_WRITE(DPLL(pipe), dpll[pipe] | DPLL_DVO_2X_MODE); in intel_dvo_init() 484 for_each_pipe(dev_priv, pipe) { in intel_dvo_init() 485 I915_WRITE(DPLL(pipe), dpll[pipe]); in intel_dvo_init()
|
/dragonfly/sbin/ipfw3/ |
H A D | ipfw3dummynet.c | 155 struct dn_ioc_pipe pipe; in config_dummynet() local 162 memset(&pipe, 0, sizeof pipe); in config_dummynet() 168 pipe.pipe_nr = i; in config_dummynet() 170 pipe.fs.fs_nr = i; in config_dummynet() 198 pipe.fs.qsize = getbw(av[0], &pipe.fs.flags_fs, 1024); in config_dummynet() 342 if (pipe.bandwidth < 0) in config_dummynet() 377 if (pipe.pipe_nr == 0) in config_dummynet() 379 if (pipe.delay > 10000) in config_dummynet() 401 if (pipe.fs.min_th >= pipe.fs.max_th) in config_dummynet() 403 pipe.fs.min_th, pipe.fs.max_th); in config_dummynet() [all …]
|
/dragonfly/sys/dev/drm/amd/display/dc/calcs/ |
H A D | dcn_calcs.c | 249 if (pipe->top_pipe != NULL && pipe->top_pipe->plane_state == pipe->plane_state) in pipe_ctx_to_e2e_pipe_params() 251 else if (pipe->bottom_pipe != NULL && pipe->bottom_pipe->plane_state == pipe->plane_state) in pipe_ctx_to_e2e_pipe_params() 431 struct pipe_ctx *pipe, in dcn_bw_calc_rq_dlg_ttu() argument 466 pipe_ctx_to_e2e_pipe_params(pipe, &input.pipe); in dcn_bw_calc_rq_dlg_ttu() 833 if (!pipe->stream) in dcn_validate_bandwidth() 836 if (pipe->top_pipe && pipe->top_pipe->plane_state == pipe->plane_state) in dcn_validate_bandwidth() 871 if (pipe->bottom_pipe && pipe->bottom_pipe->plane_state == pipe->plane_state) { in dcn_validate_bandwidth() 1086 if (!pipe->stream) in dcn_validate_bandwidth() 1089 if (pipe->top_pipe && pipe->top_pipe->plane_state == pipe->plane_state) in dcn_validate_bandwidth() 1097 pipe->pipe_dlg_param.htotal = pipe->stream->timing.h_total; in dcn_validate_bandwidth() [all …]
|
/dragonfly/sys/net/dummynet/ |
H A D | ip_dummynet.c | 645 DN_KEY_LT(pipe->idle_heap.p[0].key, pipe->V)) { in dn_expire_pipe_cb() 955 func(pipe, arg); in dn_iterate_pipe() 1056 pipe = fs->pipe; in dummynet_io() 1059 if (pipe != NULL) { in dummynet_io() 1060 fs->pipe = pipe; in dummynet_io() 1130 q->S = pipe->V; in dummynet_io() 1140 pipe->V = MAX64(q->S, pipe->V); in dummynet_io() 1236 if (fs->pipe == NULL || (fs->pipe && fs != &fs->pipe->fs)) in purge_flow_set() 1494 x->fs.pipe = x; in config_pipe() 1632 if (fs->pipe == pipe) { in dn_unref_pipe_cb() [all …]
|
/dragonfly/sys/net/dummynet3/ |
H A D | ip_dummynet3.c | 664 DN_KEY_LT(pipe->idle_heap.p[0].key, pipe->V)) { in dn_expire_pipe_cb() 974 func(pipe, arg); in dn_iterate_pipe() 1075 pipe = fs->pipe; in dummynet_io() 1078 if (pipe != NULL) { in dummynet_io() 1079 fs->pipe = pipe; in dummynet_io() 1149 q->S = pipe->V; in dummynet_io() 1159 pipe->V = MAX64(q->S, pipe->V); in dummynet_io() 1255 if (fs->pipe == NULL || (fs->pipe && fs != &fs->pipe->fs)) in purge_flow_set() 1497 x->fs.pipe = x; in config_pipe() 1623 if (fs->pipe == pipe) { in dn_unref_pipe_cb() [all …]
|
/dragonfly/sys/dev/drm/include/drm/ |
H A D | drm_simple_kms_helper.h | 31 void (*enable)(struct drm_simple_display_pipe *pipe, 40 void (*disable)(struct drm_simple_display_pipe *pipe); 59 int (*check)(struct drm_simple_display_pipe *pipe, 74 void (*update)(struct drm_simple_display_pipe *pipe, 84 int (*prepare_fb)(struct drm_simple_display_pipe *pipe, 94 void (*cleanup_fb)(struct drm_simple_display_pipe *pipe, 118 int drm_simple_display_pipe_attach_bridge(struct drm_simple_display_pipe *pipe, 122 struct drm_simple_display_pipe *pipe,
|
/dragonfly/contrib/wpa_supplicant/wpa_supplicant/ |
H A D | ctrl_iface_named_pipe.c | 65 HANDLE pipe; member 145 dst->pipe = INVALID_HANDLE_VALUE; in ctrl_open_pipe() 167 dst->pipe = CreateNamedPipe(name, in ctrl_open_pipe() 184 CloseHandle(dst->pipe); in ctrl_open_pipe() 204 CloseHandle(dst->pipe); in ctrl_open_pipe() 239 CloseHandle(dst->pipe); in ctrl_close_pipe() 544 HANDLE pipe; member 585 dst->pipe = INVALID_HANDLE_VALUE; in global_open_pipe() 615 CloseHandle(dst->pipe); in global_open_pipe() 635 CloseHandle(dst->pipe); in global_open_pipe() [all …]
|
/dragonfly/sys/dev/drm/amd/display/dc/dce/ |
H A D | dce_hwseq.c | 48 struct pipe_ctx *pipe, in dce_pipe_control_lock() argument 56 if (lock && pipe->stream_res.tg->funcs->is_blanked && in dce_pipe_control_lock() 57 pipe->stream_res.tg->funcs->is_blanked(pipe->stream_res.tg)) in dce_pipe_control_lock() 60 val = REG_GET_4(BLND_V_UPDATE_LOCK[pipe->stream_res.tg->inst], in dce_pipe_control_lock() 71 REG_SET_2(BLND_V_UPDATE_LOCK[pipe->stream_res.tg->inst], val, in dce_pipe_control_lock() 76 REG_SET_2(BLND_V_UPDATE_LOCK[pipe->stream_res.tg->inst], val, in dce_pipe_control_lock() 82 uint32_t value = REG_READ(CRTC_H_BLANK_START_END[pipe->stream_res.tg->inst]); in dce_pipe_control_lock() 83 REG_WRITE(CRTC_H_BLANK_START_END[pipe->stream_res.tg->inst], value); in dce_pipe_control_lock()
|
/dragonfly/sys/dev/drm/amd/amdgpu/ |
H A D | amdgpu_gfx.h | 64 int mec, int pipe, int queue) in amdgpu_gfx_queue_to_bit() argument 70 bit += pipe * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_queue_to_bit() 77 int *mec, int *pipe, int *queue) in amdgpu_gfx_bit_to_queue() argument 80 *pipe = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_gfx_bit_to_queue() 87 int mec, int pipe, int queue) in amdgpu_gfx_is_mec_queue_enabled() argument 89 return test_bit(amdgpu_gfx_queue_to_bit(adev, mec, pipe, queue), in amdgpu_gfx_is_mec_queue_enabled()
|
/dragonfly/sys/dev/drm/amd/display/dc/dml/ |
H A D | dml1_display_rq_dlg_calc.c | 992 unsigned int htotal = e2e_pipe_param.pipe.dest.htotal; in dml1_rq_dlg_get_dlg_params() 996 bool interlaced = e2e_pipe_param.pipe.dest.interlaced; in dml1_rq_dlg_get_dlg_params() 1182 dcc_en = e2e_pipe_param.pipe.src.dcc; in dml1_rq_dlg_get_dlg_params() 1193 vp_height_l = e2e_pipe_param.pipe.src.viewport_height; in dml1_rq_dlg_get_dlg_params() 1194 vp_width_l = e2e_pipe_param.pipe.src.viewport_width; in dml1_rq_dlg_get_dlg_params() 1196 vp_width_c = e2e_pipe_param.pipe.src.viewport_width_c; in dml1_rq_dlg_get_dlg_params() 1199 htaps_l = e2e_pipe_param.pipe.scale_taps.htaps; in dml1_rq_dlg_get_dlg_params() 1200 htaps_c = e2e_pipe_param.pipe.scale_taps.htaps_c; in dml1_rq_dlg_get_dlg_params() 1261 if (e2e_pipe_param.pipe.src.is_hsplit) in dml1_rq_dlg_get_dlg_params() 1263 + e2e_pipe_param.pipe.dest.recout_width; in dml1_rq_dlg_get_dlg_params() [all …]
|
/dragonfly/sys/dev/drm/amd/display/dc/core/ |
H A D | dc.c | 202 if (pipe->stream == stream && pipe->stream_res.stream_enc) { in dc_stream_adjust_vmin_vmax() 226 struct pipe_ctx *pipe = in dc_stream_get_crtc_position() local 229 if (pipe->stream == stream && pipe->stream_res.stream_enc) { in dc_stream_get_crtc_position() 255 struct pipe_ctx *pipe; in dc_stream_configure_crc() local 283 tg = pipe->stream_res.tg; in dc_stream_configure_crc() 305 struct pipe_ctx *pipe; in dc_stream_get_crc() local 317 tg = pipe->stream_res.tg; in dc_stream_get_crc() 853 struct pipe_ctx *pipe; in dc_enable_stereo() local 878 struct pipe_ctx *pipe; in dc_commit_state_no_check() local 1002 struct pipe_ctx *pipe; in is_flip_pending_in_pipes() local [all …]
|