Home
last modified time | relevance | path

Searched refs:radeon_bo_size (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Devergreen_cs.c456 bsize = radeon_bo_size(track->cb_color_bo[id]); in evergreen_cs_track_validate_cb()
550 if (size > radeon_bo_size(track->htile_bo)) { in evergreen_cs_track_validate_htile()
622 radeon_bo_size(track->db_s_read_bo)); in evergreen_cs_track_validate_stencil()
641 radeon_bo_size(track->db_s_write_bo)); in evergreen_cs_track_validate_stencil()
720 radeon_bo_size(track->db_z_read_bo)); in evergreen_cs_track_validate_depth()
736 radeon_bo_size(track->db_z_write_bo)); in evergreen_cs_track_validate_depth()
850 if (toffset > radeon_bo_size(texture)) { in evergreen_cs_track_validate_texture()
855 depth, radeon_bo_size(texture), in evergreen_cs_track_validate_texture()
910 if (moffset > radeon_bo_size(mipmap)) { in evergreen_cs_track_validate_texture()
916 d, radeon_bo_size(mipmap), in evergreen_cs_track_validate_texture()
[all …]
H A Dr600_cs.c455 radeon_bo_size(track->cb_color_bo[i]), in r600_cs_track_validate_cb()
487 radeon_bo_size(track->cb_color_frag_bo[i])); in r600_cs_track_validate_cb()
505 radeon_bo_size(track->cb_color_tile_bo[i])); in r600_cs_track_validate_cb()
562 radeon_bo_size(track->db_bo)); in r600_cs_track_validate_db()
567 size = radeon_bo_size(track->db_bo); in r600_cs_track_validate_db()
627 radeon_bo_size(track->db_bo)); in r600_cs_track_validate_db()
694 if (size > radeon_bo_size(track->htile_bo)) { in r600_cs_track_validate_db()
1598 l0_size, radeon_bo_size(texture)); in r600_check_texture_resource()
1810 tmp + size, radeon_bo_size(reloc->robj)); in r600_packet3_check()
1840 tmp + size, radeon_bo_size(reloc->robj)); in r600_packet3_check()
[all …]
H A Dradeon_fb.c268 memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo)); in radeonfb_create()
281 radeon_bo_size(rbo), in radeonfb_create()
296 info->fix.smem_len = radeon_bo_size(rbo); in radeonfb_create()
298 info->screen_size = radeon_bo_size(rbo); in radeonfb_create()
316 DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo)); in radeonfb_create()
H A Dradeon_uvd.c291 size = radeon_bo_size(rdev->uvd.vcpu_bo); in radeon_uvd_resume()
593 end = start + radeon_bo_size(reloc->robj); in radeon_uvd_cs_reloc()
781 uint64_t offs = radeon_bo_size(rdev->uvd.vcpu_bo) - in radeon_uvd_get_create_msg()
817 uint64_t offs = radeon_bo_size(rdev->uvd.vcpu_bo) - in radeon_uvd_get_destroy_msg()
H A Dradeon_object.c378 bo->rdev->vram_pin_size += radeon_bo_size(bo); in radeon_bo_pin_restricted()
380 bo->rdev->gart_pin_size += radeon_bo_size(bo); in radeon_bo_pin_restricted()
411 bo->rdev->vram_pin_size -= radeon_bo_size(bo); in radeon_bo_unpin()
413 bo->rdev->gart_pin_size -= radeon_bo_size(bo); in radeon_bo_unpin()
H A Dr100.c1910 if ((value + 1) > radeon_bo_size(robj)) { in r100_cs_track_check_pkt3_indx_buffer()
1914 radeon_bo_size(robj)); in r100_cs_track_check_pkt3_indx_buffer()
2155 if (size > radeon_bo_size(cube_robj)) { in r100_cs_track_cube()
2157 size, radeon_bo_size(cube_robj)); in r100_cs_track_cube()
2237 if (size > radeon_bo_size(robj)) { in r100_cs_track_texture_check()
2239 "%lu\n", u, size, radeon_bo_size(robj)); in r100_cs_track_texture_check()
2269 radeon_bo_size(track->cb[i].robj)); in r100_cs_track_check()
2288 radeon_bo_size(track->zb.robj)); in r100_cs_track_check()
2308 radeon_bo_size(track->aa.robj)); in r100_cs_track_check()
2336 radeon_bo_size(track->arrays[i].robj) in r100_cs_track_check()
[all …]
H A Dradeon_object.h96 static inline unsigned long radeon_bo_size(struct radeon_bo *bo) in radeon_bo_size() function
H A Dradeon_vce.c242 memset(cpu_addr, 0, radeon_bo_size(rdev->vce.vcpu_bo)); in radeon_vce_resume()
490 end = start + radeon_bo_size(reloc->robj); in radeon_vce_cs_reloc()
H A Dradeon_mn.c241 unsigned long end = addr + radeon_bo_size(bo) - 1; in radeon_mn_register()
H A Dradeon_gem.c814 i, radeon_bo_size(rbo) >> 10, radeon_bo_size(rbo) >> 20, in radeon_debugfs_gem_info()
H A Dradeon_legacy_crtc.c455 osize = radeon_bo_size(old_rbo); in radeon_crtc_do_set_base()
456 nsize = radeon_bo_size(rbo); in radeon_crtc_do_set_base()
H A Dradeon_vm.c405 entries = radeon_bo_size(bo) / 8; in radeon_vm_clear_bo()
451 uint64_t size = radeon_bo_size(bo_va->bo); in radeon_vm_bo_set_addr()