Home
last modified time | relevance | path

Searched refs:vco (Results 1 – 8 of 8) sorted by relevance

/dragonfly/sys/dev/drm/i915/
H A Dintel_cdclk.c898 dev_priv->cdclk.hw.vco = vco; in skl_dpll0_enable()
919 int vco = cdclk_state->vco; in skl_set_cdclk() local
962 dev_priv->cdclk.hw.vco != vco) in skl_set_cdclk()
979 if (dev_priv->cdclk.hw.vco != vco) in skl_set_cdclk()
1253 dev_priv->cdclk.hw.vco = vco; in bxt_de_pll_enable()
1260 int vco = cdclk_state->vco; in bxt_set_cdclk() local
1300 dev_priv->cdclk.hw.vco != vco) in bxt_set_cdclk()
1303 if (dev_priv->cdclk.hw.vco != vco) in bxt_set_cdclk()
1527 dev_priv->cdclk.hw.vco = vco; in cnl_cdclk_pll_enable()
1534 int vco = cdclk_state->vco; in cnl_set_cdclk() local
[all …]
H A Dintel_dpll_mgr.c1655 int vco; member
1695 clk_div->vco = best_clock.vco; in bxt_ddi_hdmi_pll_dividers()
1712 clk_div->vco = clock * 10 / 2 * clk_div->p1 * clk_div->p2; in bxt_ddi_dp_pll_dividers()
1719 int vco = clk_div->vco; in bxt_ddi_set_dpll_hw_state() local
1723 if (vco >= 6200000 && vco <= 6700000) { in bxt_ddi_set_dpll_hw_state()
1728 } else if ((vco > 5400000 && vco < 6200000) || in bxt_ddi_set_dpll_hw_state()
1729 (vco >= 4800000 && vco < 5400000)) { in bxt_ddi_set_dpll_hw_state()
1734 } else if (vco == 5400000) { in bxt_ddi_set_dpll_hw_state()
H A Dintel_display.c154 } dot, vco, n, m, m1, m2, p, p1; member
230 .vco = { .min = 908000, .max = 1512000 },
243 .vco = { .min = 908000, .max = 1512000 },
256 .vco = { .min = 908000, .max = 1512000 },
296 .vco = { .min = 1750000, .max = 3500000},
594 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) in intel_PLL_is_valid()
6678 int vco; in chv_prepare_pll() local
6694 vco = pipe_config->dpll.vco; in chv_prepare_pll()
6736 if (vco == 5400000) { in chv_prepare_pll()
6741 } else if (vco <= 6200000) { in chv_prepare_pll()
[all …]
H A Dintel_dp.c1820 int vco; in intel_dp_compute_config() local
1825 vco = 8640000; in intel_dp_compute_config()
1828 vco = 8100000; in intel_dp_compute_config()
1832 to_intel_atomic_state(pipe_config->base.state)->cdclk.logical.vco = vco; in intel_dp_compute_config()
H A Dintel_drv.h351 int vco; member
H A Di915_drv.h2230 unsigned int cdclk, vco, ref; member
/dragonfly/sys/dev/drm/radeon/
H A Dcypress_dpm.c444 u32 vco = clkf * ref_clk; in cypress_map_clkf_to_ibias() local
448 if (vco > 500000) in cypress_map_clkf_to_ibias()
450 if (vco > 400000) in cypress_map_clkf_to_ibias()
452 if (vco > 330000) in cypress_map_clkf_to_ibias()
454 if (vco > 250000) in cypress_map_clkf_to_ibias()
456 if (vco > 160000) in cypress_map_clkf_to_ibias()
458 if (vco > 120000) in cypress_map_clkf_to_ibias()
464 if (vco > 250000) in cypress_map_clkf_to_ibias()
466 if (vco > 200000) in cypress_map_clkf_to_ibias()
468 if (vco > 150000) in cypress_map_clkf_to_ibias()
H A Dradeon_display.c1193 uint32_t vco; in radeon_compute_pll_legacy() local
1202 vco = radeon_div(tmp, ref_div); in radeon_compute_pll_legacy()
1204 if (vco < pll_out_min) { in radeon_compute_pll_legacy()
1207 } else if (vco > pll_out_max) { in radeon_compute_pll_legacy()
1225 vco_diff = abs(vco - best_vco); in radeon_compute_pll_legacy()