/freebsd/contrib/one-true-awk/ |
H A D | awk.h | 152 #define FCOS 10 macro
|
H A D | lex.c | 56 { "cos", FCOS, BLTIN },
|
H A D | run.c | 2101 case FCOS: in bltin()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | ZOSLibcallNames.def | 88 HANDLE_LIBCALL(COS_F32, "@@FCOS@B")
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | ConstrainedOps.def | 73 DAG_FUNCTION(cos, 1, 1, experimental_constrained_cos, FCOS)
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 933 FCOS, enumerator
|
H A D | BasicTTIImpl.h | 1884 ISD = ISD::FCOS; in getTypeBasedIntrinsicInstrCost()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600ISelLowering.cpp | 95 setOperationAction({ISD::FCOS, ISD::FSIN}, MVT::f32, Custom); in R600TargetLowering() 408 case ISD::FCOS: in LowerOperation() 698 case ISD::FCOS: in LowerTrig()
|
H A D | SIISelLowering.cpp | 211 ISD::FSIN, ISD::FCOS, ISD::FPOW, ISD::FPOWI, in SITargetLowering() 539 setOperationAction({ISD::FSIN, ISD::FCOS, ISD::FDIV}, MVT::f32, Custom); in SITargetLowering() 598 setOperationAction({ISD::FP_ROUND, ISD::STRICT_FP_ROUND, ISD::FCOS, in SITargetLowering() 5543 case ISD::FCOS: in LowerOperation() 10979 case ISD::FCOS: in LowerTrig() 12392 case ISD::FCOS: in isCanonicalized()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGDumper.cpp | 206 case ISD::FCOS: return "fcos"; in getOperationName()
|
H A D | LegalizeFloatTypes.cpp | 83 case ISD::FCOS: R = SoftenFloatRes_FCOS(N); break; in SoftenFloatResult() 1312 case ISD::FCOS: ExpandFloatRes_FCOS(N, Lo, Hi); break; in ExpandFloatResult() 2404 case ISD::FCOS: in PromoteFloatResult() 2812 case ISD::FCOS: in SoftPromoteHalfResult()
|
H A D | LegalizeDAG.cpp | 2307 ? ISD::FCOS : ISD::FSIN; in useSinCos() 3570 case ISD::FCOS: { in ExpandNode() 3579 if (Node->getOpcode() == ISD::FCOS) in ExpandNode() 4430 case ISD::FCOS: in ConvertNodeToLibcall() 5364 case ISD::FCOS: in PromoteNode()
|
H A D | LegalizeVectorOps.cpp | 394 case ISD::FCOS: in LegalizeOp()
|
H A D | LegalizeVectorTypes.cpp | 88 case ISD::FCOS: in ScalarizeVectorResult() 1080 case ISD::FCOS: in SplitVectorResult() 4271 case ISD::FCOS: in WidenVectorResult()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ScheduleAtom.td | 928 def : InstRW<[AtomWrite01_174], (instrs FSINCOS, FSIN, FCOS)>;
|
H A D | X86InstrFPStack.td | 659 def FCOS : I<0xD9, MRM_FF, (outs), (ins), "fcos", []>;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 1809 setOperationAction(ISD::FCOS , MVT::f128, Expand); in SparcTargetLowering() 1814 setOperationAction(ISD::FCOS , MVT::f64, Expand); in SparcTargetLowering() 1819 setOperationAction(ISD::FCOS , MVT::f32, Expand); in SparcTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
H A D | CSKYISelLowering.cpp | 120 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, in CSKYTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 1589 {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, ISD::FSINCOS, in HexagonTargetLowering() 1635 ISD::FCOS, ISD::FPOW, ISD::FLOG, ISD::FLOG2, in HexagonTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchISelLowering.cpp | 182 setOperationAction(ISD::FCOS, MVT::f32, Expand); in LoongArchTargetLowering() 215 setOperationAction(ISD::FCOS, MVT::f64, Expand); in LoongArchTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 390 setOperationAction(ISD::FCOS , MVT::f64, Expand); in PPCTargetLowering() 395 setOperationAction(ISD::FCOS , MVT::f32, Expand); in PPCTargetLowering() 404 setOperationAction(ISD::FCOS , MVT::f64, Custom); in PPCTargetLowering() 410 setOperationAction(ISD::FCOS , MVT::f32, Custom); in PPCTargetLowering() 852 setOperationAction(ISD::FCOS, VT, Expand); in PPCTargetLowering() 1181 setOperationAction(ISD::FCOS, MVT::f128, Expand); in PPCTargetLowering() 11605 case ISD::FCOS: return lowerCos(Op, DAG); in LowerOperation()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 429 setOperationAction(ISD::FCOS, MVT::f32, Expand); in MipsTargetLowering() 430 setOperationAction(ISD::FCOS, MVT::f64, Expand); in MipsTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 367 setOperationAction(ISD::FCOS, VT, Expand); in addMVEVectorTypes() 877 setOperationAction(ISD::FCOS, MVT::v2f64, Expand); in ARMTargetLowering() 899 setOperationAction(ISD::FCOS, MVT::v4f32, Expand); in ARMTargetLowering() 916 setOperationAction(ISD::FCOS, MVT::v2f32, Expand); in ARMTargetLowering() 1058 setOperationAction(ISD::FCOS, MVT::f64, Expand); in ARMTargetLowering() 1459 setOperationAction(ISD::FCOS, MVT::f32, Expand); in ARMTargetLowering() 1460 setOperationAction(ISD::FCOS, MVT::f64, Expand); in ARMTargetLowering() 1542 setOperationAction(ISD::FCOS, MVT::f16, Promote); in ARMTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyISelLowering.cpp | 125 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEISelLowering.cpp | 250 setOperationAction(ISD::FCOS, VT, Expand); in initSPUActions()
|