Home
last modified time | relevance | path

Searched refs:LR (Results 1 – 25 of 207) sorted by relevance

123456789

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DLiveRangeUtils.h26 static void DistributeRange(LiveRangeT &LR, LiveRangeT *SplitLRs[], in DistributeRange() argument
29 typename LiveRangeT::iterator J = LR.begin(), E = LR.end(); in DistributeRange()
40 LR.segments.erase(J, E); in DistributeRange()
43 unsigned j = 0, e = LR.getNumValNums(); in DistributeRange()
47 VNInfo *VNI = LR.getValNumInfo(i); in DistributeRange()
53 LR.valnos[j++] = VNI; in DistributeRange()
56 LR.valnos.resize(j); in DistributeRange()
H A DLiveInterval.cpp67 LiveRange *LR; member in __anon24ee6c110111::CalcLiveRangeUtilBase
70 CalcLiveRangeUtilBase(LiveRange *LR) : LR(LR) {} in CalcLiveRangeUtilBase() argument
288 CalcLiveRangeUtilVector(LiveRange *LR) : CalcLiveRangeUtilVectorBase(LR) {} in CalcLiveRangeUtilVector() argument
314 CalcLiveRangeUtilSet(LiveRange *LR) : CalcLiveRangeUtilSetBase(LR) {} in CalcLiveRangeUtilSet() argument
322 LR->segmentSet->insert(LR->segmentSet->end(), S); in insertAtEnd()
1130 if (LR) in print()
1174 LR->addSegmentToSet(Seg); in add()
1244 LR->segments.push_back(Seg); in add()
1245 WriteI = ReadI = LR->end(); in add()
1286 LR->verify(); in flush()
[all …]
H A DLiveRangeCalc.cpp81 Updater.setDest(&I.LR); in updateFromLiveIns()
105 if (findReachingDefs(LR, *UseMBB, Use, PhysReg, Undefs)) in extend()
159 LiveRange::iterator UB = upper_bound(LR, End.getPrevSlot()); in isDefOnEntry()
160 if (UB != LR.begin()) { in isDefOnEntry()
167 if (LR.isUndefIn(Undefs, Seg.end, End)) in isDefOnEntry()
175 if (UndefOnEntry[N] || LR.isUndefIn(Undefs, Begin, End)) { in isDefOnEntry()
252 auto EP = LR.extendInBlock(Undefs, Start, End); in findReachingDefs()
286 LiveRangeUpdater Updater(&LR); in findReachingDefs()
322 addLiveInBlock(LR, DomTree->getNode(MBB)); in findReachingDefs()
403 LiveRange &LR = I.LR; in updateSSA() local
[all …]
H A DLiveIntervals.cpp112 for (LiveRange *LR : RegUnitRanges) in releaseMemory()
113 delete LR; in releaseMemory()
309 LR.flushSegmentSet(); in computeRegUnitRange()
334 if (!LR) { in computeLiveInRegUnits()
642 LR.removeSegment(Kill, MBBEnd); in pruneValue()
1079 handleMoveDown(LR); in updateRange()
1083 LR.verify(); in updateRange()
1241 LR.removeValNo(OldIdxVNI); in handleMoveDown()
1562 } else if (LII == LR.begin()) { in repairOldRegInRange()
1611 LII = LR.addSegment(S); in repairOldRegInRange()
[all …]
H A DLiveRegMatrix.cpp178 LiveIntervalUnion::Query &LiveRegMatrix::query(const LiveRange &LR, in query() argument
181 Q.init(UserTag, LR, Matrix[RegUnit]); in query()
201 [&](MCRegister Unit, const LiveRange &LR) { in checkInterference() argument
202 return query(LR, Unit).checkInterference(); in checkInterference()
215 LiveRange LR; in checkInterference() local
216 LR.addSegment(Seg); in checkInterference()
233 Q.reset(UserTag, LR, Matrix[Unit]); in checkInterference()
H A DLiveIntervalCalc.cpp33 LiveRange &LR, const MachineOperand &MO) { in createDeadDef() argument
39 LR.createDeadDef(DefIdx, Alloc); in createDeadDef()
123 void LiveIntervalCalc::createDeadDefs(LiveRange &LR, Register Reg) { in createDeadDefs() argument
132 createDeadDef(*Indexes, *Alloc, LR, MO); in createDeadDefs()
135 void LiveIntervalCalc::extendToUses(LiveRange &LR, Register Reg, in extendToUses() argument
193 extend(LR, UseIdx, Reg, Undefs); in extendToUses()
H A DMachineVerifier.cpp561 report_context_liverange(LR); in report_context()
2438 report_context_liverange(LR); in checkLivenessAtUse()
2444 report_context_liverange(LR); in checkLivenessAtUse()
2472 report_context_liverange(LR); in checkLivenessAtDef()
2481 report_context_liverange(LR); in checkLivenessAtDef()
2499 report_context_liverange(LR); in checkLivenessAtDef()
3088 verifyLiveRange(*LR, i); in verifyLiveIntervals()
3101 report_context(LR, Reg, LaneMask); in verifyLiveRangeValue()
3190 if (VNI->id >= LR.getNumValNums() || VNI != LR.getValNumInfo(VNI->id)) { in verifyLiveRangeSegment()
3412 for (const VNInfo *VNI : LR.valnos) in verifyLiveRange()
[all …]
H A DPHIElimination.cpp411 for (auto LR : ToUpdate) { in LowerPHINode() local
412 auto DestSegment = LR->find(MBBStartIndex); in LowerPHINode()
413 assert(DestSegment != LR->end() && in LowerPHINode()
416 if (LR->endIndex().isDead()) { in LowerPHINode()
420 VNInfo *OrigDestVNI = LR->getVNInfoAt(DestSegment->start); in LowerPHINode()
423 LR->createDeadDef(NewStart, LIS->getVNInfoAllocator()); in LowerPHINode()
424 LR->removeValNo(OrigDestVNI); in LowerPHINode()
432 VNInfo *VNI = LR->getVNInfoAt(DestSegment->start); in LowerPHINode()
434 LR->addSegment( in LowerPHINode()
439 LR->removeSegment(DestSegment->start, NewStart); in LowerPHINode()
[all …]
H A DLiveIntervalUnion.cpp140 if (LR->empty() || LiveUnion->empty()) { in collectInterferingVRegs()
146 LRI = LR->begin(); in collectInterferingVRegs()
151 LiveRange::const_iterator LREnd = LR->end(); in collectInterferingVRegs()
178 LRI = LR->advanceTo(LRI, LiveUnionI.start()); in collectInterferingVRegs()
H A DRegAllocFast.cpp658 MCPhysReg PhysReg = LR.PhysReg; in reloadAtBegin()
814 Register VirtReg = LR.VirtReg; in assignVirtToPhysReg()
819 LR.PhysReg = PhysReg; in assignVirtToPhysReg()
866 const Register VirtReg = LR.VirtReg; in allocVirtReg()
867 assert(LR.PhysReg == 0); in allocVirtReg()
944 LR.Error = true; in allocVirtReg()
945 LR.PhysReg = 0; in allocVirtReg()
950 assignVirtToPhysReg(MI, LR, BestReg); in allocVirtReg()
1224 Register VirtReg = LR.VirtReg; in dumpState()
1226 MCPhysReg PhysReg = LR.PhysReg; in dumpState()
[all …]
H A DRegisterCoalescer.cpp2407 LiveRange &LR; member in __anon495410520311::JoinVals
2593 : LR(LR), Reg(Reg), SubIdx(SubIdx), LaneMask(LaneMask), in JoinVals()
2597 Vals(LR.getNumValNums()) {} in JoinVals()
3140 VNInfo *VNI = LR.getValNumInfo(i); in resolveConflicts()
3400 VNInfo *VNI = LR.getValNumInfo(i); in pruneMainSegments()
3414 VNInfo *VNI = LR.getValNumInfo(i); in removeImplicitDefs()
3416 LR.removeValNo(VNI); in removeImplicitDefs()
3425 VNInfo *VNI = LR.getValNumInfo(i); in eraseInstrs()
3446 assert(I != LR.end()); in eraseInstrs()
3453 LR.removeValNo(VNI); in eraseInstrs()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DLiveRangeCalc.h103 LiveRange &LR; member
117 LiveInBlock(LiveRange &LR, MachineDomTreeNode *node, SlotIndex kill) in LiveInBlock()
118 : LR(LR), DomNode(node), Kill(kill) {} in LiveInBlock()
129 bool isDefOnEntry(LiveRange &LR, ArrayRef<SlotIndex> Undefs,
149 bool findReachingDefs(LiveRange &LR, MachineBasicBlock &UseMBB, SlotIndex Use,
207 void extend(LiveRange &LR, SlotIndex Use, unsigned PhysReg,
243 void addLiveInBlock(LiveRange &LR, MachineDomTreeNode *DomNode,
245 LiveIn.push_back(LiveInBlock(LR, DomNode, Kill));
H A DLiveIntervals.h189 void extendToIndices(LiveRange &LR, ArrayRef<SlotIndex> Indices,
193 extendToIndices(LR, Indices, /*Undefs=*/{}); in extendToIndices()
203 void pruneValue(LiveRange &LR, SlotIndex Kill,
246 bool isLiveInToMBB(const LiveRange &LR, in isLiveInToMBB() argument
248 return LR.liveAt(getMBBStartIdx(mbb)); in isLiveInToMBB()
251 bool isLiveOutOfMBB(const LiveRange &LR, in isLiveOutOfMBB() argument
253 return LR.liveAt(getMBBEndIdx(mbb).getPrevSlot()); in isLiveOutOfMBB()
395 LiveRange *LR = RegUnitRanges[Unit]; in getRegUnit() local
396 if (!LR) { in getRegUnit()
400 computeRegUnitRange(*LR, Unit); in getRegUnit()
[all …]
H A DLiveIntervalCalc.h39 void extendToUses(LiveRange &LR, Register Reg, LaneBitmask LaneMask,
48 void createDeadDefs(LiveRange &LR, Register Reg);
54 void extendToUses(LiveRange &LR, MCRegister PhysReg) { in extendToUses() argument
55 extendToUses(LR, PhysReg, LaneBitmask::getAll()); in extendToUses()
H A DLiveIntervalUnion.h114 const LiveRange *LR = nullptr; variable
132 Query(const LiveRange &LR, const LiveIntervalUnion &LIU) in Query() argument
133 : LiveUnion(&LIU), LR(&LR) {} in Query()
140 LR = &NewLR; in reset()
150 if (UserTag == NewUserTag && LR == &NewLR && LiveUnion == &NewLiveUnion && in init()
/freebsd/contrib/llvm-project/llvm/lib/DebugInfo/GSYM/
H A DFunctionInfo.cpp184 LookupResult LR; in lookup() local
185 LR.LookupAddr = Addr; in lookup()
198 if (LR.FuncRange.size() > 0 && !LR.FuncRange.contains(Addr)) in lookup()
206 LR.FuncName = GR.getString(NameOffset); in lookup()
250 SrcLoc.Name = LR.FuncName; in lookup()
252 LR.Locations.push_back(SrcLoc); in lookup()
253 return LR; in lookup()
263 SrcLoc.Name = LR.FuncName; in lookup()
268 LR.Locations.push_back(SrcLoc); in lookup()
271 return LR; in lookup()
[all …]
H A DLookupResult.cpp60 raw_ostream &llvm::gsym::operator<<(raw_ostream &OS, const LookupResult &LR) { in operator <<() argument
61 OS << HEX64(LR.LookupAddr) << ": "; in operator <<()
62 auto NumLocations = LR.Locations.size(); in operator <<()
69 OS << LR.Locations[I]; in operator <<()
H A DDwarfTransformer.cpp637 auto LR = Gsym->lookup(Addr); in verify() local
638 if (!LR) in verify()
639 return LR.takeError(); in verify()
656 NumDwarfInlineInfos != LR->Locations.size()) { in verify()
659 << LR->Locations.size() << "\n"; in verify()
666 Log << " " << LR->Locations.size() << " GSYM frames:\n"; in verify()
667 for (size_t Idx = 0, count = LR->Locations.size(); in verify()
669 const auto &gii = LR->Locations[Idx]; in verify()
678 for (size_t Idx = 0, count = LR->Locations.size(); Idx < count; in verify()
680 const auto &gii = LR->Locations[Idx]; in verify()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/Orc/
H A DEPCGenericDylibManager.cpp49 static size_t size(const ExecutorProcessControl::LookupRequest &LR) { in size() argument
50 return MemberSerialization::size(ExecutorAddr(LR.Handle), LR.Symbols); in size()
54 const ExecutorProcessControl::LookupRequest &LR) { in serialize() argument
55 return MemberSerialization::serialize(OB, ExecutorAddr(LR.Handle), in serialize()
56 LR.Symbols); in serialize()
/freebsd/sys/arm/arm/
H A Ddb_trace.c81 state->registers[LR]); in db_stack_trace_cmd()
82 db_printsym(state->registers[LR], DB_STGY_PROC); in db_stack_trace_cmd()
89 ~((1 << SP) | (1 << FP) | (1 << LR) | (1 << PC)); in db_stack_trace_cmd()
146 state.registers[LR] = ctx->pcb_regs.sf_lr; in db_trace_thread()
166 state.registers[LR] = (uint32_t)__builtin_return_address(0); in db_trace_self()
/freebsd/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/
H A DPointerSubChecker.cpp45 const MemRegion *LR = LV.getAsRegion(); in checkPreStmt() local
48 if (!(LR && RR)) in checkPreStmt()
51 const MemRegion *BaseLR = LR->getBaseRegion(); in checkPreStmt()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMCallingConv.td270 def CSR_AAPCS : CalleeSavedRegs<(add LR, R11, R10, R9, R8, R7, R6, R5, R4,
288 def CSR_ATPCS_SplitPush : CalleeSavedRegs<(add LR, R7, R6, R5, R4,
294 LR, R11)>;
308 def CSR_AAPCS_SplitPush : CalleeSavedRegs<(add LR, R11,
331 def CSR_iOS_ThisReturn : CalleeSavedRegs<(add LR, R7, R6, R5, R4,
335 : CalleeSavedRegs<(add LR, SP, (sub(sequence "R%u", 12, 1), R9, R12),
344 def CSR_iOS_CXX_TLS_PE : CalleeSavedRegs<(add LR, R12, R11, R7, R5, R4)>;
355 // For most interrupts, all registers except SP and LR are shared with
358 def CSR_GenericInt : CalleeSavedRegs<(add LR, (sequence "R%u", 12, 0))>;
361 // of R8-R12, in addition to SP and LR. As before, mark LR for saving too.
[all …]
H A DARMRegisterInfo.td96 def LR : ARMReg<14, "lr", [], ["r14"]>, DwarfRegNum<[14]>;
228 SP, LR, PC)> {
234 let AltOrders = [(add LR, GPR), (trunc GPR, 8),
235 (add (trunc GPR, 8), R12, LR, (shl GPR, 8))];
263 let AltOrders = [(add LR, GPRnopc), (trunc GPRnopc, 8),
275 let AltOrders = [(add LR, GPRnopc), (trunc GPRnopc, 8)];
284 let AltOrders = [(add LR, GPRnosp), (trunc GPRnosp, 8),
298 let AltOrders = [(add LR, GPRwithZR), (trunc GPRwithZR, 8)];
323 // where LR is the only legal loop counter register.
324 def GPRlr : RegisterClass<"ARM", [i32], 32, (add LR)>;
[all …]
/freebsd/contrib/llvm-project/clang/lib/Sema/
H A DSemaRISCVVectorLookup.cpp176 void CreateRVVIntrinsicDecl(LookupResult &LR, IdentifierInfo *II,
194 bool CreateIntrinsicIfFound(LookupResult &LR, IdentifierInfo *II,
403 void RISCVIntrinsicManagerImpl::CreateRVVIntrinsicDecl(LookupResult &LR, in CreateRVVIntrinsicDecl() argument
426 SourceLocation Loc = LR.getNameLoc(); in CreateRVVIntrinsicDecl()
459 LR.addDecl(RVVIntrinsicDecl); in CreateRVVIntrinsicDecl()
462 bool RISCVIntrinsicManagerImpl::CreateIntrinsicIfFound(LookupResult &LR, in CreateIntrinsicIfFound() argument
472 CreateRVVIntrinsicDecl(LR, II, PP, Index, in CreateIntrinsicIfFound()
476 LR.resolveKind(); in CreateIntrinsicIfFound()
483 CreateRVVIntrinsicDecl(LR, II, PP, Itr->second, in CreateIntrinsicIfFound()
/freebsd/contrib/llvm-project/openmp/runtime/src/
H A Dz_AIX_asm.S85 std 0, 16(1) # Save LR to the linkage area
207 mtlr 0 # Restore LR from the linkage area
208 blr # Branch to LR
239 stw 0, 8(1) # Save LR to the linkage area
361 mtlr 0 # Restore LR from the linkage area
362 blr # Branch to LR

123456789