| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 3802 bool LegalOps; member
3808 DAG(InDAG), LegalTys(LT), LegalOps(LO) {} in TargetLoweringOpt()
3811 bool LegalOperations() const { return LegalOps; } in LegalOperations()
4271 bool LegalOps, bool OptForSize,
4276 SDValue Op, SelectionDAG &DAG, bool LegalOps, bool OptForSize,
4281 getNegatedExpression(Op, DAG, LegalOps, OptForSize, Cost, Depth);
4297 bool LegalOps, bool OptForSize,
4299 return getCheaperOrNeutralNegatedExpression(Op, DAG, LegalOps, OptForSize,
4305 SDValue getNegatedExpression(SDValue Op, SelectionDAG &DAG, bool LegalOps,
4308 return getNegatedExpression(Op, DAG, LegalOps, OptForSize, Cost, Depth);
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 2311 if (DemandedBits.isOne() && !TLO.LegalOps && !VT.isVector()) in SimplifyDemandedBits()
3443 if (Updated && !IdentityLHS && !IdentityRHS && !TLO.LegalOps) { in SimplifyDemandedVectorElts()
7141 if (LegalOps && !IsOpLegal) in getNegatedExpression()
7171 if (LegalOps && !IsOpLegal) in getNegatedExpression()
7192 if (LegalOps && !isOperationLegalOrCustom(ISD::FSUB, VT)) in getNegatedExpression()
7199 getNegatedExpression(X, DAG, LegalOps, OptForSize, CostX, Depth); in getNegatedExpression()
7207 getNegatedExpression(Y, DAG, LegalOps, OptForSize, CostY, Depth); in getNegatedExpression()
7255 getNegatedExpression(X, DAG, LegalOps, OptForSize, CostX, Depth); in getNegatedExpression()
7263 getNegatedExpression(Y, DAG, LegalOps, OptForSize, CostY, Depth); in getNegatedExpression()
7300 getNegatedExpression(Z, DAG, LegalOps, OptForSize, CostZ, Depth); in getNegatedExpression()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.h | 817 SDValue getNegatedExpression(SDValue Op, SelectionDAG &DAG, bool LegalOps,
|
| H A D | PPCISelLowering.cpp | 17429 bool LegalOps, bool OptForSize, in getNegatedExpression() argument
17452 getNegatedExpression(N2, DAG, LegalOps, OptForSize, N2Cost, Depth + 1); in getNegatedExpression()
17464 SDValue NegN0 = getNegatedExpression(N0, DAG, LegalOps, OptForSize, in getNegatedExpression()
17468 SDValue NegN1 = getNegatedExpression(N1, DAG, LegalOps, OptForSize, in getNegatedExpression()
17489 return TargetLowering::getNegatedExpression(Op, DAG, LegalOps, OptForSize, in getNegatedExpression()
17918 bool LegalOps = !DCI.isBeforeLegalizeOps(); in combineFMALike() local
17931 if (SDValue NegN0 = getCheaperNegatedExpression(N0, DAG, LegalOps, CodeSize)) in combineFMALike()
17936 if (SDValue NegN1 = getCheaperNegatedExpression(N1, DAG, LegalOps, CodeSize)) in combineFMALike()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 972 if (Op.getOpcode() == ISD::BUILD_VECTOR && TLO.LegalOps && TLO.LegalTys) in shouldSimplifyDemandedVectorElts()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 16170 if (!TLO.LegalOps) in targetShrinkDemandedConstant()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 20177 if (!TLO.LegalOps) in targetShrinkDemandedConstant()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2084 if (!TLO.LegalOps) in targetShrinkDemandedConstant()
|