Home
last modified time | relevance | path

Searched refs:PLLE_SS_CNTL_INTERP_RESET (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/arm/nvidia/tegra124/
H A Dtegra124_car.h62 #define PLLE_SS_CNTL_INTERP_RESET (1 << 11) macro
67 PLLE_SS_CNTL_INTERP_RESET | \
H A Dtegra124_clk_pll.c613 reg &= ~PLLE_SS_CNTL_INTERP_RESET; in plle_enable()
/freebsd/sys/arm64/nvidia/tegra210/
H A Dtegra210_car.h66 #define PLLE_SS_CNTL_INTERP_RESET (1 << 11) macro
77 PLLE_SS_CNTL_INTERP_RESET | \
H A Dtegra210_clk_pll.c808 reg &= ~PLLE_SS_CNTL_INTERP_RESET; in plle_enable()