Home
last modified time | relevance | path

Searched refs:RegsToPass (Results 1 – 25 of 28) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp296 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCall() local
325 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
353 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
354 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCall()
355 RegsToPass[i].second, Glue); in LowerCall()
378 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
379 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
380 RegsToPass[i].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLoweringCall.cpp730 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Lo)); in Passv64i1ArgInRegs()
2128 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall() local
2250 RegsToPass.push_back(std::make_pair( in LowerCall()
2290 RegsToPass.push_back(std::make_pair(Register(X86::AL), in LowerCall()
2299 RegsToPass.push_back(std::make_pair(F.PReg, Val)); in LowerCall()
2378 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
2379 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCall()
2380 RegsToPass[i].second, InGlue); in LowerCall()
2420 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
2421 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMips16ISelLowering.h48 std::deque< std::pair<unsigned, SDValue> > &RegsToPass,
H A DMips16ISelLowering.cpp410 std::deque< std::pair<unsigned, SDValue> > &RegsToPass, in getOpndList()
489 RegsToPass.push_front(std::make_pair(V0Reg, Callee)); in getOpndList()
497 RegsToPass.push_front(std::make_pair((unsigned)Mips::T9, Callee)); in getOpndList()
502 MipsTargetLowering::getOpndList(Ops, RegsToPass, IsPICCall, GlobalOrExternal, in getOpndList()
H A DMipsSEISelLowering.h69 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
H A DMipsISelLowering.h489 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
579 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
H A DMipsISelLowering.cpp3048 std::deque<std::pair<unsigned, SDValue>> &RegsToPass, in getOpndList() argument
3074 for (auto &R : RegsToPass) { in getOpndList()
3081 for (auto &R : RegsToPass) in getOpndList()
3270 std::deque<std::pair<unsigned, SDValue>> RegsToPass; in LowerCall() local
3323 RegsToPass.push_back(std::make_pair(LocRegLo, Lo)); in LowerCall()
3324 RegsToPass.push_back(std::make_pair(LocRegHigh, Hi)); in LowerCall()
3363 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
3474 getOpndList(Ops, RegsToPass, IsPIC, GlobalOrExternal, InternalLinkage, in LowerCall()
4404 std::deque<std::pair<unsigned, SDValue>> &RegsToPass, in passByValArg() argument
4431 RegsToPass.push_back(std::make_pair(ArgReg, LoadVal)); in passByValArg()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp659 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
693 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
721 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) { in LowerCCCCallTo()
722 Chain = DAG.getCopyToReg(Chain, DL, RegsToPass[I].first, in LowerCCCCallTo()
723 RegsToPass[I].second, InGlue); in LowerCCCCallTo()
754 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) in LowerCCCCallTo()
755 Ops.push_back(DAG.getRegister(RegsToPass[I].first, in LowerCCCCallTo()
756 RegsToPass[I].second.getValueType())); in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp887 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_32() local
1045 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall_32()
1046 Register Reg = RegsToPass[i].first; in LowerCall_32()
1073 Register Reg = RegsToPass[i].first; in LowerCall_32()
1266 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall_64() local
1329 RegsToPass.push_back(std::make_pair(HiReg, Hi64)); in LowerCall_64()
1330 RegsToPass.push_back(std::make_pair(LoReg, Lo64)); in LowerCall_64()
1355 RegsToPass.push_back(std::make_pair(Reg, Arg)); in LowerCall_64()
1384 RegsToPass[i].first, RegsToPass[i].second, InGlue); in LowerCall_64()
1404 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall_64()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp823 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
851 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
889 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCCCCallTo()
890 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCCCCallTo()
891 RegsToPass[i].second, InGlue); in LowerCCCCallTo()
911 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCCCCallTo()
912 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCCCCallTo()
913 RegsToPass[i].second.getValueType())); in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp450 SmallVector<std::pair<unsigned, SDValue>, MaxArgs> RegsToPass; in LowerCall() local
476 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
486 for (auto &Reg : RegsToPass) { in LowerCall()
512 for (auto &Reg : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp568 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall() local
586 RegsToPass.push_back(std::make_pair(RegLo, Lo)); in LowerCall()
600 RegsToPass.push_back(std::make_pair(RegHigh, Hi)); in LowerCall()
613 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
639 for (auto &Reg : RegsToPass) { in LowerCall()
684 for (auto &Reg : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1046 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
1072 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
1095 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCCCCallTo()
1096 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCCCCallTo()
1097 RegsToPass[i].second, InGlue); in LowerCCCCallTo()
1120 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCCCCallTo()
1121 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCCCCallTo()
1122 RegsToPass[i].second.getValueType())); in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp631 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
684 RegsToPass.push_back(std::make_pair(VE::SX12, Callee)); in LowerCall()
724 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
751 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
752 Chain = DAG.getCopyToReg(Chain, DL, RegsToPass[i].first, in LowerCall()
753 RegsToPass[i].second, InGlue); in LowerCall()
760 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
761 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
762 RegsToPass[i].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp631 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
681 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
704 RegsToPass.push_back(std::make_pair(unsigned(F.PReg), Val)); in LowerCall()
771 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
772 Chain = DAG.getCopyToReg(Chain, DL, RegsToPass[i].first, in LowerCall()
773 RegsToPass[i].second, InGlue); in LowerCall()
830 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
831 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
832 RegsToPass[i].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp5643 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in buildCallOperands()
5644 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in buildCallOperands()
5968 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_32SVR4() local
6070 RegsToPass[i].second, InGlue); in LowerCall_32SVR4()
6302 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_64SVR4() local
6684 RegsToPass[i].second, InGlue); in LowerCall_64SVR4()
7412 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_AIX() local
7619 RegsToPass.push_back(std::make_pair( in LowerCall_AIX()
7629 RegsToPass.push_back(std::make_pair( in LowerCall_AIX()
7639 RegsToPass.push_back(std::make_pair( in LowerCall_AIX()
[all …]
H A DPPCISelLowering.h1338 SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass,
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp1535 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
1574 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
1610 for (auto Reg : RegsToPass) { in LowerCall()
1623 for (auto Reg : RegsToPass) { in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.h395 SmallVectorImpl<std::pair<unsigned, SDValue>> &RegsToPass,
H A DSIISelLowering.cpp3234 SmallVectorImpl<std::pair<unsigned, SDValue>> &RegsToPass, in passSpecialInputs() argument
3320 RegsToPass.emplace_back(OutgoingArg->getRegister(), InputReg); in passSpecialInputs()
3411 RegsToPass.emplace_back(OutgoingArg->getRegister(), InputReg); in passSpecialInputs()
3616 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
3626 passSpecialInputs(CLI, CCInfo, *Info, RegsToPass, MemOpChains, Chain); in LowerCall()
3660 RegsToPass.emplace_back(IsChainCallConv in LowerCall()
3700 RegsToPass.push_back(std::pair(VA.getLocReg(), Arg)); in LowerCall()
3773 for (auto &RegToPass : RegsToPass) { in LowerCall()
3813 for (auto &RegToPass : RegsToPass) { in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp457 SmallVector<std::pair<unsigned, SDValue>, 16> RegsToPass; in LowerCall() local
521 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
546 for (const auto &R : RegsToPass) { in LowerCall()
562 for (const auto &R : RegsToPass) { in LowerCall()
590 for (const auto &R : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h793 SDValue &Arg, RegsToPassVector &RegsToPass,
H A DARMISelLowering.cpp2312 RegsToPassVector &RegsToPass, in PassF64ArgInRegs() argument
2474 RegsToPassVector RegsToPass; in LowerCall() local
2545 PassF64ArgInRegs(dl, DAG, Chain, Op0, RegsToPass, VA, ArgLocs[++i], in LowerCall()
2575 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
2600 RegsToPass.push_back(std::make_pair(j, Load)); in LowerCall()
2646 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
2647 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCall()
2648 RegsToPass[i].second, InGlue); in LowerCall()
2835 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
2836 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp1907 SmallVector<std::pair<unsigned, SDValue>, 9> RegsToPass; in LowerCall() local
1959 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
1987 RegsToPass.push_back(std::make_pair(SystemZ::R3D, ShadowArgValue)); in LowerCall()
2011 RegsToPass.push_back(std::make_pair( in LowerCall()
2028 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) { in LowerCall()
2029 Chain = DAG.getCopyToReg(Chain, DL, RegsToPass[I].first, in LowerCall()
2030 RegsToPass[I].second, Glue); in LowerCall()
2041 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) in LowerCall()
2042 Ops.push_back(DAG.getRegister(RegsToPass[I].first, in LowerCall()
2043 RegsToPass[I].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp4134 SmallVector<std::pair<Register, SDValue>> RegsToPass; in LowerCall() local
4195 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
4221 for (auto &Reg : RegsToPass) { in LowerCall()
4251 for (auto &Reg : RegsToPass) in LowerCall()

12