Home
last modified time | relevance | path

Searched refs:encp (Results 1 – 25 of 33) sorted by relevance

12

/freebsd/sys/dev/sfxge/common/
H A Dhunt_nic.c98 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in hunt_board_cfg() local
128 encp->enc_bug35388_workaround = B_TRUE; in hunt_board_cfg()
141 encp->enc_bug41750_workaround = B_TRUE; in hunt_board_cfg()
153 if (EFX_PCI_FUNCTION_IS_VF(encp)) { in hunt_board_cfg()
155 encp->enc_bug41750_workaround = B_TRUE; in hunt_board_cfg()
201 if (encp->enc_bug35388_workaround) { in hunt_board_cfg()
202 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns << in hunt_board_cfg()
205 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns << in hunt_board_cfg()
212 encp->enc_bug61297_workaround = B_TRUE; in hunt_board_cfg()
215 encp->enc_rx_buf_align_start = 1; in hunt_board_cfg()
[all …]
H A Dmedford2_nic.c67 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in medford2_board_cfg() local
89 if (EFX_PCI_FUNCTION_IS_VF(encp)) { in medford2_board_cfg()
94 encp->enc_bug41750_workaround = B_TRUE; in medford2_board_cfg()
98 encp->enc_bug26807_workaround = B_TRUE; in medford2_board_cfg()
108 encp->enc_bug61265_workaround = B_TRUE; in medford2_board_cfg()
110 encp->enc_bug61265_workaround = B_FALSE; in medford2_board_cfg()
115 encp->enc_bug61297_workaround = B_FALSE; in medford2_board_cfg()
126 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns << in medford2_board_cfg()
130 encp->enc_rx_buf_align_start = 1; in medford2_board_cfg()
147 encp->enc_txq_max_ndescs = 2048; in medford2_board_cfg()
[all …]
H A Dmedford_nic.c63 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in medford_board_cfg() local
85 if (EFX_PCI_FUNCTION_IS_VF(encp)) { in medford_board_cfg()
90 encp->enc_bug41750_workaround = B_TRUE; in medford_board_cfg()
94 encp->enc_bug26807_workaround = B_TRUE; in medford_board_cfg()
104 encp->enc_bug61265_workaround = B_TRUE; in medford_board_cfg()
106 encp->enc_bug61265_workaround = B_FALSE; in medford_board_cfg()
111 encp->enc_bug61297_workaround = B_TRUE; in medford_board_cfg()
122 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns << in medford_board_cfg()
126 encp->enc_rx_buf_align_start = 1; in medford_board_cfg()
143 encp->enc_txq_max_ndescs = 2048; in medford_board_cfg()
[all …]
H A Dsiena_nic.c116 encp->enc_hw_pf_count = 1; in siena_board_cfg()
119 encp->enc_clk_mult = 1; in siena_board_cfg()
125 encp->enc_clk_mult = 2; in siena_board_cfg()
129 encp->enc_evq_timer_quantum_ns = in siena_board_cfg()
131 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns << in siena_board_cfg()
135 encp->enc_rx_prefix_size = 16; in siena_board_cfg()
138 encp->enc_rx_buf_align_start = 1; in siena_board_cfg()
139 encp->enc_rx_buf_align_end = 1; in siena_board_cfg()
142 encp->enc_rx_push_align = 1; in siena_board_cfg()
175 encp->enc_evq_limit = nevq; in siena_board_cfg()
[all …]
H A Def10_nic.c1108 encp->enc_rx_prefix_size = 14; in ef10_get_datapath_caps()
1162 encp->enc_rx_batch_max = 16; in ef10_get_datapath_caps()
1312 encp->enc_fec_counters = B_TRUE; in ef10_get_datapath_caps()
1437 if ((rc = efx_mcdi_privilege_mask(enp, encp->enc_pf, encp->enc_vf, in ef10_get_privilege_mask()
1816 encp->enc_pf = pf; in ef10_nic_board_cfg()
1817 encp->enc_vf = vf; in ef10_nic_board_cfg()
1908 encp->enc_evq_limit = 1024; in ef10_nic_board_cfg()
1923 encp->enc_intr_vec_base = base; in ef10_nic_board_cfg()
1924 encp->enc_intr_limit = nvec; in ef10_nic_board_cfg()
1934 encp->enc_privilege_mask = mask; in ef10_nic_board_cfg()
[all …]
H A Dmcdi_mon.c456 encp->enc_mcdi_sensor_maskp, in mcdi_mon_stats_update()
457 encp->enc_mcdi_sensor_mask_size, in mcdi_mon_stats_update()
602 encp->enc_mcdi_sensor_mask_size, in mcdi_mon_cfg_build()
603 encp->enc_mcdi_sensor_maskp); in mcdi_mon_cfg_build()
612 encp->enc_mcdi_sensor_maskp, in mcdi_mon_cfg_build()
618 encp->enc_mcdi_sensor_maskp, in mcdi_mon_cfg_build()
619 encp->enc_mcdi_sensor_mask_size, in mcdi_mon_cfg_build()
627 encp->enc_mcdi_sensor_mask_size, in mcdi_mon_cfg_build()
628 encp->enc_mcdi_sensor_maskp); in mcdi_mon_cfg_build()
650 encp->enc_mcdi_sensor_mask_size, in mcdi_mon_cfg_free()
[all …]
H A Defx_nic.c448 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_nic_get_vi_pool() local
466 *evq_countp = encp->enc_evq_limit; in efx_nic_get_vi_pool()
467 *rxq_countp = encp->enc_rxq_limit; in efx_nic_get_vi_pool()
468 *txq_countp = encp->enc_txq_limit; in efx_nic_get_vi_pool()
856 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mcdi_get_loopback_modes() local
895 encp->enc_loopback_types[EFX_LINK_100FDX] = modes; in efx_mcdi_get_loopback_modes()
899 encp->enc_loopback_types[EFX_LINK_1000FDX] = modes; in efx_mcdi_get_loopback_modes()
903 encp->enc_loopback_types[EFX_LINK_10000FDX] = modes; in efx_mcdi_get_loopback_modes()
954 encp->enc_loopback_types[EFX_LINK_UNKNOWN] = modes; in efx_mcdi_get_loopback_modes()
1099 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_nic_check_pcie_link_speed() local
[all …]
H A Def10_mac.c248 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mac_pdu_set() local
251 if (encp->enc_enhanced_set_mac_supported) { in ef10_mac_pdu_set()
495 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mac_stats_get_mask() local
512 if (encp->enc_mac_stats_40g_tx_size_bins) { in ef10_mac_stats_get_mask()
524 if (encp->enc_pm_and_rxdp_counters) { in ef10_mac_stats_get_mask()
534 if (encp->enc_datapath_cap_evb) { in ef10_mac_stats_get_mask()
545 if (encp->enc_fec_counters) { in ef10_mac_stats_get_mask()
566 if (encp->enc_hlb_counters) { in ef10_mac_stats_get_mask()
609 const efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_mac_stats_update() local
632 if (encp->enc_mac_stats_nstats < MC_CMD_MAC_NSTATS) { in ef10_mac_stats_update()
[all …]
H A Def10_rx.c53 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mcdi_init_rxq() local
79 if (encp->enc_tunnel_encapsulations_supported != 0 && in efx_mcdi_init_rxq()
339 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_mcdi_rss_context_set_flags() local
380 if (encp->enc_rx_scale_additional_modes_supported == B_FALSE) in efx_mcdi_rss_context_set_flags()
629 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_rx_scale_mode_set() local
634 if ((encp->enc_rx_scale_hash_alg_mask & (1U << alg)) == 0 || in ef10_rx_scale_mode_set()
1019 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_rx_qcreate() local
1043 if (index >= encp->enc_rxq_limit) { in ef10_rx_qcreate()
1105 if (encp->enc_rx_packed_stream_supported == B_FALSE) { in ef10_rx_qcreate()
1122 if (encp->enc_rx_es_super_buffer_supported == B_FALSE) { in ef10_rx_qcreate()
[all …]
H A Defx_mon.c54 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mon_name() local
58 EFSYS_ASSERT(encp->enc_mon_type != EFX_MON_INVALID); in efx_mon_name()
59 EFSYS_ASSERT3U(encp->enc_mon_type, <, EFX_MON_NTYPES); in efx_mon_name()
60 return (__efx_mon_name[encp->enc_mon_type]); in efx_mon_name()
78 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mon_init() local
93 emp->em_type = encp->enc_mon_type; in efx_mon_init()
95 EFSYS_ASSERT(encp->enc_mon_type != EFX_MON_INVALID); in efx_mon_init()
H A Dsiena_sram.c43 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_sram_init() local
50 rx_base = encp->enc_buftbl_limit; in siena_sram_init()
51 tx_base = rx_base + (encp->enc_rxq_limit * in siena_sram_init()
H A Defx_mcdi.c1464 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mcdi_get_phy_cfg() local
1498 (void) memset(encp->enc_phy_name, 0, in efx_mcdi_get_phy_cfg()
1499 sizeof (encp->enc_phy_name)); in efx_mcdi_get_phy_cfg()
1500 memcpy(encp->enc_phy_name, namep, namelen); in efx_mcdi_get_phy_cfg()
1502 (void) memset(encp->enc_phy_revision, 0, in efx_mcdi_get_phy_cfg()
1503 sizeof (encp->enc_phy_revision)); in efx_mcdi_get_phy_cfg()
1504 memcpy(encp->enc_phy_revision, in efx_mcdi_get_phy_cfg()
1506 MIN(sizeof (encp->enc_phy_revision) - 1, in efx_mcdi_get_phy_cfg()
1536 encp->enc_mcdi_mdio_channel = in efx_mcdi_get_phy_cfg()
1540 encp->enc_mcdi_phy_stat_mask = in efx_mcdi_get_phy_cfg()
[all …]
H A Def10_mcdi.c126 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mcdi_get_timeout() local
133 if (encp->enc_nvram_update_verify_result_supported != B_FALSE) { in ef10_mcdi_get_timeout()
281 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mcdi_feature_supported() local
282 uint32_t privilege_mask = encp->enc_privilege_mask; in ef10_mcdi_feature_supported()
H A Defx_tunnel.c274 const efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_tunnel_config_udp_add() local
287 if ((encp->enc_tunnel_encapsulations_supported & in efx_tunnel_config_udp_add()
302 encp->enc_tunnel_config_udp_entries_max) { in efx_tunnel_config_udp_add()
434 const efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_udp_encap_supported() local
440 return ((encp->enc_tunnel_encapsulations_supported & in ef10_udp_encap_supported()
H A Defx_phy.c82 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_phy_probe() local
88 epp->ep_port = encp->enc_port; in efx_phy_probe()
89 epp->ep_phy_type = encp->enc_phy_type; in efx_phy_probe()
155 efx_nic_cfg_t *encp = (&enp->en_nic_cfg); in efx_phy_led_set() local
168 mask |= encp->enc_led_mask; in efx_phy_led_set()
H A Defx_rx.c329 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_rx_scale_hash_flags_get() local
356 if (encp->enc_rx_scale_l4_hash_supported != B_FALSE) { in efx_rx_scale_hash_flags_get()
361 if ((encp->enc_rx_scale_l4_hash_supported != B_FALSE) && in efx_rx_scale_hash_flags_get()
384 if (encp->enc_rx_scale_additional_modes_supported != B_FALSE) { in efx_rx_scale_hash_flags_get()
559 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_rx_scale_mode_set() local
612 if (encp->enc_rx_scale_additional_modes_supported == B_FALSE) { in efx_rx_scale_mode_set()
625 if (encp->enc_rx_scale_l4_hash_supported == B_TRUE) { in efx_rx_scale_mode_set()
1599 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_rx_qcreate() local
1611 EFSYS_ASSERT3U(enp->en_rx_qcount + 1, <, encp->enc_rxq_limit); in siena_rx_qcreate()
1621 if (index >= encp->enc_rxq_limit) { in siena_rx_qcreate()
[all …]
H A Def10_intr.c118 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_intr_trigger() local
121 if (encp->enc_bug41750_workaround) { in ef10_intr_trigger()
H A Dsiena_phy.c552 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_phy_stats_update() local
553 uint32_t vmask = encp->enc_mcdi_phy_stat_mask; in siena_phy_stats_update()
585 EFSYS_ASSERT(smask == encp->enc_phy_stat_mask); in siena_phy_stats_update()
651 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); variable
684 encp->enc_phy_type == EFX_PHY_SFT9001B &&
763 encp->enc_phy_type == EFX_PHY_QLX111V &&
H A Def10_ev.c465 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_ev_qcreate() local
479 if (index >= encp->enc_evq_limit) { in ef10_ev_qcreate()
484 if (us > encp->enc_evq_timer_max_us) { in ef10_ev_qcreate()
514 if (encp->enc_init_evq_v2_supported) { in ef10_ev_qcreate()
539 boolean_t low_latency = encp->enc_datapath_cap_evb ? 0 : 1; in ef10_ev_qcreate()
677 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_ev_qmoderate() local
692 if (us > encp->enc_evq_timer_max_us) { in ef10_ev_qmoderate()
704 if (encp->enc_bug61265_workaround) { in ef10_ev_qmoderate()
716 if (encp->enc_bug35388_workaround) { in ef10_ev_qmoderate()
H A Def10_filter.c1046 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_filter_supported_filters() local
1095 if (encp->enc_tunnel_encapsulations_supported != 0) { in ef10_filter_supported_filters()
1494 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_filter_get_workarounds() local
1503 encp->enc_bug26807_workaround = B_TRUE; in ef10_filter_get_workarounds()
1505 encp->enc_bug26807_workaround = B_FALSE; in ef10_filter_get_workarounds()
1511 encp->enc_bug26807_workaround = B_FALSE; in ef10_filter_get_workarounds()
1542 efx_nic_cfg_t *encp = &enp->en_nic_cfg; variable
1653 (encp->enc_bug26807_workaround == B_TRUE)) {
1691 (encp->enc_bug26807_workaround == B_TRUE)) {
1713 if (encp->enc_tunnel_encapsulations_supported != 0) {
H A Dsiena_mac.c274 const efx_nic_cfg_t *encp = &enp->en_nic_cfg; in siena_mac_stats_update() local
280 if (encp->enc_mac_stats_nstats < MC_CMD_MAC_NSTATS) { in siena_mac_stats_update()
286 (encp->enc_mac_stats_nstats * sizeof (efx_qword_t))) { in siena_mac_stats_update()
294 SIENA_MAC_STAT_READ(esmp, (encp->enc_mac_stats_nstats - 1), in siena_mac_stats_update()
H A Defx_port.c139 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_port_loopback_set() local
149 if (EFX_TEST_QWORD_BIT(encp->enc_loopback_types[link_mode], in efx_port_loopback_set()
H A Defx_tx.c843 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_tx_qpace() local
856 timer_period = EFX_TX_PACE_CLOCK_BASE / encp->enc_clk_mult; in siena_tx_qpace()
937 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_tx_qcreate() local
949 EFSYS_ASSERT(ISP2(encp->enc_txq_max_ndescs)); in siena_tx_qcreate()
957 if (index >= encp->enc_txq_limit) { in siena_tx_qcreate()
962 (1 << size) <= (int)(encp->enc_txq_max_ndescs / EFX_TXQ_MINNDESCS); in siena_tx_qcreate()
966 if (id + (1 << size) >= encp->enc_buftbl_limit) { in siena_tx_qcreate()
H A Defx_ev.c559 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_ev_usecs_to_ticks() local
565 else if (us * 1000 < encp->enc_evq_timer_quantum_ns) in efx_ev_usecs_to_ticks()
568 ticks = us * 1000 / encp->enc_evq_timer_quantum_ns; in efx_ev_usecs_to_ticks()
1249 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_ev_qmoderate() local
1254 if (us > encp->enc_evq_timer_max_us) { in siena_ev_qmoderate()
1302 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_ev_qcreate() local
1318 if (index >= encp->enc_evq_limit) { in siena_ev_qcreate()
1333 if (id + (1 << size) >= encp->enc_buftbl_limit) { in siena_ev_qcreate()
/freebsd/crypto/openssl/test/
H A Dec_internal_test.c306 const unsigned char *encp; in decoded_flag_test() local
352 || !TEST_ptr(encp = encodedparams) in decoded_flag_test()
353 || !TEST_ptr(grp_copy = d2i_ECPKParameters(NULL, &encp, encodedlen)) in decoded_flag_test()
373 || !TEST_ptr(encp = encodedparams) in decoded_flag_test()
374 || !TEST_ptr(grp_copy = d2i_ECPKParameters(NULL, &encp, encodedlen)) in decoded_flag_test()

12