Home
last modified time | relevance | path

Searched refs:rd32 (Results 1 – 25 of 31) sorted by relevance

12

/freebsd/sys/dev/ixl/
H A Dixl_pf_i2c.c77 u32 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_i2c_bus_clear()
114 u32 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_i2c_stop()
165 u32 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_clock_in_i2c_bit()
174 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_clock_in_i2c_bit()
179 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_clock_in_i2c_bit()
211 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_get_i2c_ack()
219 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_get_i2c_ack()
302 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_clock_out_i2c_byte()
412 *i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_set_i2c_data()
533 i2cctl = rd32(hw, IXL_I2C_REG(hw)); in ixl_read_i2c_byte_bb()
[all …]
H A Di40e_adminq.c318 reg = rd32(hw, hw->aq.asq.bal); in i40e_config_asq_regs()
354 reg = rd32(hw, hw->aq.arq.bal); in i40e_config_arq_regs()
789 while (rd32(hw, hw->aq.asq.head) != ntc) { in i40e_clean_asq()
791 "ntc %d head %d.\n", ntc, rd32(hw, hw->aq.asq.head)); in i40e_clean_asq()
826 return rd32(hw, hw->aq.asq.head) == hw->aq.asq.next_to_use; in i40e_asq_done()
866 val = rd32(hw, hw->aq.asq.head); in i40e_asq_send_command()
1023 if (rd32(hw, hw->aq.asq.len) & I40E_GL_ATQLEN_ATQCRIT_MASK) { in i40e_asq_send_command()
1094 ntu = rd32(hw, hw->aq.arq.head) & I40E_PF_ARQH_ARQH_MASK; in i40e_clean_arq_element()
1096 ntu = rd32(hw, hw->aq.arq.head) & I40E_VF_ARQH1_ARQH_MASK; in i40e_clean_arq_element()
H A Dixl_pf_iflib.c91 icr0 = rd32(hw, I40E_PFINT_ICR0); in ixl_intr()
145 reg = rd32(hw, I40E_PFINT_ICR0); in ixl_msix_adminq()
150 mask = rd32(hw, I40E_PFINT_ICR0_ENA); in ixl_msix_adminq()
167 rstat_reg = rd32(hw, I40E_GLGEN_RSTAT); in ixl_msix_adminq()
210 reg = rd32(hw, I40E_PFHMC_ERRORINFO); in ixl_msix_adminq()
214 reg = rd32(hw, I40E_PFHMC_ERRORDATA); in ixl_msix_adminq()
778 val = rd32(tx_que->vsi->hw, tx_que->txr.tail); in ixl_sysctl_qtx_tail_handler()
800 val = rd32(rx_que->vsi->hw, rx_que->rxr.tail); in ixl_sysctl_qrx_tail_handler()
H A Di40e_lan_hmc.c135 obj->max_cnt = rd32(hw, I40E_GLHMC_LANQMAX); in i40e_init_lan_hmc()
138 size_exp = rd32(hw, I40E_GLHMC_LANTXOBJSZ); in i40e_init_lan_hmc()
155 obj->max_cnt = rd32(hw, I40E_GLHMC_LANQMAX); in i40e_init_lan_hmc()
161 size_exp = rd32(hw, I40E_GLHMC_LANRXOBJSZ); in i40e_init_lan_hmc()
178 obj->max_cnt = rd32(hw, I40E_GLHMC_FCOEMAX); in i40e_init_lan_hmc()
184 size_exp = rd32(hw, I40E_GLHMC_FCOEDDPOBJSZ); in i40e_init_lan_hmc()
201 obj->max_cnt = rd32(hw, I40E_GLHMC_FCOEFMAX); in i40e_init_lan_hmc()
207 size_exp = rd32(hw, I40E_GLHMC_FCOEFOBJSZ); in i40e_init_lan_hmc()
H A Dixl_pf_main.c1693 reg = rd32(hw, I40E_QTX_ENA(pf_qidx)); in ixl_enable_tx_ring()
1727 reg = rd32(hw, I40E_QRX_ENA(pf_qidx)); in ixl_enable_rx_ring()
1863 reg = rd32(hw, I40E_GL_MDET_TX); in ixl_handle_tx_mdd_event()
1880 reg = rd32(hw, I40E_PF_MDET_TX); in ixl_handle_tx_mdd_event()
1890 reg = rd32(hw, I40E_VP_MDET_TX(i)); in ixl_handle_tx_mdd_event()
1939 reg = rd32(hw, I40E_GL_MDET_RX); in ixl_handle_rx_mdd_event()
1954 reg = rd32(hw, I40E_PF_MDET_RX); in ixl_handle_rx_mdd_event()
1964 reg = rd32(hw, I40E_VP_MDET_RX(i)); in ixl_handle_rx_mdd_event()
2017 reg = rd32(hw, I40E_PFINT_ICR0_ENA); in ixl_handle_mdd_event()
2445 new_data = rd32(hw, reg); in ixl_stat_update32()
[all …]
H A Di40e_common.c1307 reg = rd32(hw, I40E_GLGEN_RSTAT); in i40e_poll_globr()
1345 reg = rd32(hw, I40E_GLGEN_RSTAT); in i40e_pf_reset()
1357 reg = rd32(hw, I40E_GLNVM_ULD); in i40e_pf_reset()
1380 reg = rd32(hw, I40E_PFGEN_CTRL); in i40e_pf_reset()
1384 reg = rd32(hw, I40E_PFGEN_CTRL); in i40e_pf_reset()
1387 reg2 = rd32(hw, I40E_GLGEN_RSTAT); in i40e_pf_reset()
1426 val = rd32(hw, I40E_GLPCI_CNF2); in i40e_clear_hw()
1432 val = rd32(hw, I40E_PFLAN_QALLOC); in i40e_clear_hw()
1442 val = rd32(hw, I40E_PF_VT_PFALLOC); in i40e_clear_hw()
6762 i = rd32(hw, I40E_PFGEN_PORTNUM); in i40e_blink_phy_link_led()
[all …]
H A Di40e_nvm.c58 gens = rd32(hw, I40E_GLNVM_GENS); in i40e_init_nvm()
65 fla = rd32(hw, I40E_GLNVM_FLA); in i40e_init_nvm()
102 gtime = rd32(hw, I40E_GLVFGEN_TIMER); in i40e_acquire_nvm()
118 gtime = rd32(hw, I40E_GLVFGEN_TIMER); in i40e_acquire_nvm()
187 srctl = rd32(hw, I40E_GLNVM_SRCTL); in i40e_poll_sr_srctl_done_bit()
234 sr_reg = rd32(hw, I40E_GLNVM_SRDATA); in i40e_read_nvm_word_srctl()
1331 gtime = rd32(hw, I40E_GLVFGEN_TIMER); in i40e_nvmupd_state_writing()
H A Dixl_pf_iov.c363 ciad = rd32(hw, I40E_PF_PCI_CIAD); in ixl_flush_pcie()
382 vfrtrig = rd32(hw, I40E_VPGEN_VFRTRIG(vf->vf_num)); in ixl_reset_vf()
410 vfrstat = rd32(hw, I40E_VPGEN_VFRSTAT(vf->vf_num)); in ixl_reinit_vf()
420 vfrtrig = rd32(hw, I40E_VPGEN_VFRTRIG(vf->vf_num)); in ixl_reinit_vf()
1535 icr0 = rd32(hw, I40E_PFINT_ICR0_ENA); in ixl_handle_vflr()
1549 vflrstat = rd32(hw, I40E_GLGEN_VFLRSTAT(vflrstat_index)); in ixl_handle_vflr()
H A Di40e_osdep.h223 #define rd32(a, reg) rd32_osdep((a)->back, (reg)) macro
H A Di40e_dcb.c52 reg = rd32(hw, I40E_PRTDCB_GENS); in i40e_get_dcbx_status()
/freebsd/sys/dev/irdma/
H A Dicrdma_hw.c262 lfc &= (rd32(vsi->dev->hw, in irdma_is_lfc_set()
264 lfc &= (rd32(vsi->dev->hw, in irdma_is_lfc_set()
266 lfc &= rd32(vsi->dev->hw, in irdma_is_lfc_set()
280 value = rd32(vsi->dev->hw, reg_offset); in irdma_check_tc_has_pfc()
295 pause = (rd32(vsi->dev->hw, in irdma_is_pfc_set()
298 pause &= (rd32(vsi->dev->hw, in irdma_is_pfc_set()
393 wqm_data = rd32(hw, GLPE_WQMTXIDXDATA); in disable_prefetch()
406 wqm_data = rd32(hw, GLPE_WQMTXIDXDATA); in disable_tx_spad()
417 val = rd32(hw, GL_RDPU_CNTRL); in rdpu_ackreqpmthresh()
H A Dosdep.h183 #define rd32(a, reg) irdma_rd32((a)->dev_context, (reg)) macro
/freebsd/sys/dev/ice/
H A Dice_controlq.c95 return (rd32(hw, cq->sq.len) & (cq->sq.len_mask | in ice_check_sq_alive()
265 if (rd32(hw, ring->bal) != ICE_LO_DWORD(ring->desc_buf.pa)) in ice_cfg_cq_regs()
832 while (rd32(hw, cq->sq.head) != ntc) { in ice_clean_sq()
833 ice_debug(hw, ICE_DBG_AQ_MSG, "ntc %d head %d.\n", ntc, rd32(hw, cq->sq.head)); in ice_clean_sq()
931 return rd32(hw, cq->sq.head) == cq->sq.next_to_use; in ice_sq_done()
990 val = rd32(hw, cq->sq.head); in ice_sq_send_cmd_nolock()
1097 if (rd32(hw, cq->rq.len) & cq->rq.len_crit_mask || in ice_sq_send_cmd_nolock()
1098 rd32(hw, cq->sq.len) & cq->sq.len_crit_mask) { in ice_sq_send_cmd_nolock()
1195 ntu = (u16)(rd32(hw, cq->rq.head) & cq->rq.head_mask); in ice_clean_rq_elem()
1250 ntu = (u16)(rd32(hw, cq->rq.head) & cq->rq.head_mask); in ice_clean_rq_elem()
H A Dice_osdep.h85 uint32_t rd32(struct ice_hw *hw, uint32_t reg);
90 #define ice_flush(_hw) rd32((_hw), GLGEN_STAT)
H A Dice_common.c883 u8 max_agg_bw = (rd32(hw, GL_PWR_MODE_CTL) & in ice_get_itr_intrl_gran()
951 hw->pf_id = (u8)(rd32(hw, PF_FUNC_RID) & in ice_init_hw()
1151 reg = rd32(hw, GLGEN_RSTAT); in ice_check_reset()
1176 reg = rd32(hw, GLNVM_ULD) & uld_mask; in ice_check_reset()
1209 if ((rd32(hw, GLGEN_RSTAT) & GLGEN_RSTAT_DEVSTATE_M) || in ice_pf_reset()
1219 reg = rd32(hw, PFGEN_CTRL); in ice_pf_reset()
1231 reg = rd32(hw, PFGEN_CTRL); in ice_pf_reset()
1277 val |= rd32(hw, GLGEN_RTRIG); in ice_reset()
1339 *ctx = rd32(hw, QRX_CONTEXT(i, rxq_index)); in ice_copy_rxq_ctx_from_hw()
5644 new_data = rd32(hw, reg); in ice_stat_update32()
[all …]
H A Dice_osdep.c191 rd32(struct ice_hw *hw, uint32_t reg) in rd32() function
H A Dice_lib.c1444 val = rd32(hw, QINT_RQCTL(reg)); in ice_flush_rxq_interrupts()
1481 val = rd32(hw, QINT_TQCTL(reg)); in ice_flush_txq_interrupts()
2099 val = rd32(hw, cq->rq.len); in ice_check_ctrlq_errors()
2118 val = rd32(hw, cq->sq.len); in ice_check_ctrlq_errors()
5164 rd32(hw, PFINT_OICR); in ice_configure_misc_interrupts()
8189 reg = rd32(hw, GL_MDET_TX_PQM); in ice_handle_mdd_event()
8208 reg = rd32(hw, GL_MDET_RX); in ice_handle_mdd_event()
8238 reg = rd32(hw, PF_MDET_TX_PQM); in ice_handle_mdd_event()
8245 reg = rd32(hw, PF_MDET_RX); in ice_handle_mdd_event()
10674 (rd32(hw, PRTDCB_TUP2TC))); in ice_sysctl_dump_dcbx_cfg()
[all …]
H A Dice_nvm.c1418 gens_stat = rd32(hw, GLNVM_GENS); in ice_init_nvm()
1425 fla = rd32(hw, GLNVM_FLA); in ice_init_nvm()
2053 data->regval = rd32(hw, cmd->offset); in ice_nvm_access_read()
H A Dice_lib.h801 return (u8)((rd32(hw, PF_FUNC_RID) & PF_FUNC_RID_FUNCTION_NUMBER_M) >> in ice_get_pf_id()
H A Dice_rdma.c381 up2tc = rd32(hw, PRTDCB_TUP2TC); in ice_rdma_cp_qos_info()
/freebsd/sys/dev/iavf/
H A Diavf_adminq.c299 reg = rd32(hw, hw->aq.asq.bal); in iavf_config_asq_regs()
331 reg = rd32(hw, hw->aq.arq.bal); in iavf_config_arq_regs()
618 while (rd32(hw, hw->aq.asq.head) != ntc) { in iavf_clean_asq()
620 "ntc %d head %d.\n", ntc, rd32(hw, hw->aq.asq.head)); in iavf_clean_asq()
655 return rd32(hw, hw->aq.asq.head) == hw->aq.asq.next_to_use; in iavf_asq_done()
695 val = rd32(hw, hw->aq.asq.head); in iavf_asq_send_command()
852 if (rd32(hw, hw->aq.asq.len) & IAVF_VF_ATQLEN1_ATQCRIT_MASK) { in iavf_asq_send_command()
922 ntu = rd32(hw, hw->aq.arq.head) & IAVF_VF_ARQH1_ARQH_MASK; in iavf_clean_arq_element()
H A Dif_iavf_iflib.c1136 oldreg = reg = rd32(hw, hw->aq.arq.len); in iavf_check_aq_errors()
1163 oldreg = reg = rd32(hw, hw->aq.asq.len); in iavf_check_aq_errors()
1239 reg = rd32(hw, IAVF_VFINT_ICR0_ENA1); in iavf_process_adminq()
1385 val = rd32(hw, IAVF_VFGEN_RSTAT) & in iavf_if_timer()
1599 reg = rd32(hw, IAVF_VFINT_ICR01); in iavf_msix_adminq()
1604 mask = rd32(hw, IAVF_VFINT_ICR0_ENA1); in iavf_msix_adminq()
1685 rd32(hw, IAVF_VFGEN_RSTAT); in iavf_disable_queue_irq()
H A Diavf_lib.c205 reg = rd32(hw, IAVF_VFGEN_RSTAT) & in iavf_reset_complete()
376 rd32(hw, IAVF_VFGEN_RSTAT); in iavf_enable_adminq_irq()
1125 hena = (u64)rd32(hw, IAVF_VFQF_HENA(0)) | in iavf_config_rss_reg()
1126 ((u64)rd32(hw, IAVF_VFQF_HENA(1)) << 32); in iavf_config_rss_reg()
H A Diavf_osdep.h246 #define rd32(hw, reg) iavf_rd32(hw, reg) macro
H A Diavf_osdep.c376 rd32(hw, osdep->flush_reg); in iavf_flush()

12