Home
last modified time | relevance | path

Searched refs:pci_addr (Results 1 – 25 of 64) sorted by relevance

123

/linux/arch/mips/pci/
H A Dpci-octeon.c262 pci_addr.u64 = 0; in octeon_read_config()
263 pci_addr.s.upper = 2; in octeon_read_config()
264 pci_addr.s.io = 1; in octeon_read_config()
265 pci_addr.s.did = 3; in octeon_read_config()
266 pci_addr.s.subdid = 1; in octeon_read_config()
271 pci_addr.s.reg = reg; in octeon_read_config()
296 pci_addr.u64 = 0; in octeon_write_config()
297 pci_addr.s.upper = 2; in octeon_write_config()
298 pci_addr.s.io = 1; in octeon_write_config()
299 pci_addr.s.did = 3; in octeon_write_config()
[all …]
/linux/drivers/pci/controller/mobiveil/
H A Dpcie-mobiveil.c137 u64 cpu_addr, u64 pci_addr, u32 type, u64 size) in program_ib_windows() argument
162 mobiveil_csr_writel(pcie, lower_32_bits(pci_addr), in program_ib_windows()
164 mobiveil_csr_writel(pcie, upper_32_bits(pci_addr), in program_ib_windows()
174 u64 cpu_addr, u64 pci_addr, u32 type, u64 size) in program_ob_windows() argument
208 mobiveil_csr_writel(pcie, lower_32_bits(pci_addr), in program_ob_windows()
210 mobiveil_csr_writel(pcie, upper_32_bits(pci_addr), in program_ob_windows()
H A Dpcie-mobiveil.h184 u64 pci_addr, u32 type, u64 size);
186 u64 pci_addr, u32 type, u64 size);
/linux/drivers/pci/controller/cadence/
H A Dpcie-cadence-ep.c182 phys_addr_t addr, u64 pci_addr, size_t size) in cdns_pcie_ep_map_addr() argument
385 u64 pci_addr, pci_addr_mask = 0xff; in cdns_pcie_ep_send_msi_irq() local
407 pci_addr <<= 32; in cdns_pcie_ep_send_msi_irq()
409 pci_addr &= GENMASK_ULL(63, 2); in cdns_pcie_ep_send_msi_irq()
418 pci_addr & ~pci_addr_mask, in cdns_pcie_ep_send_msi_irq()
420 ep->irq_pci_addr = (pci_addr & ~pci_addr_mask); in cdns_pcie_ep_send_msi_irq()
436 u64 pci_addr, pci_addr_mask = 0xff; in cdns_pcie_ep_map_msi_irq() local
462 pci_addr <<= 32; in cdns_pcie_ep_map_msi_irq()
464 pci_addr &= GENMASK_ULL(63, 2); in cdns_pcie_ep_map_msi_irq()
468 pci_addr & ~pci_addr_mask, in cdns_pcie_ep_map_msi_irq()
[all …]
H A Dpcie-cadence-host.c314 u64 cpu_addr, pci_addr, size, winsize; in cdns_pcie_host_bar_config() local
322 pci_addr = entry->res->start - entry->offset; in cdns_pcie_host_bar_config()
328 pci_addr, cpu_addr); in cdns_pcie_host_bar_config()
467 u64 pci_addr = res->start - entry->offset; in cdns_pcie_host_init_address_translation() local
473 pci_addr, in cdns_pcie_host_init_address_translation()
479 pci_addr, in cdns_pcie_host_init_address_translation()
H A Dpcie-cadence.c29 u64 cpu_addr, u64 pci_addr, size_t size) in cdns_pcie_set_outbound_region() argument
44 (lower_32_bits(pci_addr) & GENMASK(31, 8)); in cdns_pcie_set_outbound_region()
45 addr1 = upper_32_bits(pci_addr); in cdns_pcie_set_outbound_region()
/linux/drivers/pci/controller/
H A Dpcie-rockchip-ep.c67 u32 r, u64 cpu_addr, u64 pci_addr, in rockchip_pcie_prog_ep_ob_atu() argument
77 (lower_32_bits(pci_addr) & PCIE_CORE_OB_REGION_ADDR0_LO_ADDR); in rockchip_pcie_prog_ep_ob_atu()
78 addr1 = upper_32_bits(pci_addr); in rockchip_pcie_prog_ep_ob_atu()
232 phys_addr_t addr, u64 pci_addr, in rockchip_pcie_ep_map_addr() argument
355 u64 pci_addr; in rockchip_pcie_ep_send_msi_irq() local
381 pci_addr = rockchip_pcie_read(rockchip, in rockchip_pcie_ep_send_msi_irq()
385 pci_addr <<= 32; in rockchip_pcie_ep_send_msi_irq()
386 pci_addr |= rockchip_pcie_read(rockchip, in rockchip_pcie_ep_send_msi_irq()
397 pci_addr & PCIE_ADDR_MASK, in rockchip_pcie_ep_send_msi_irq()
399 ep->irq_pci_addr = (pci_addr & PCIE_ADDR_MASK); in rockchip_pcie_ep_send_msi_irq()
[all …]
H A Dpcie-iproc.c906 u64 pci_addr, resource_size_t size) in iproc_pcie_setup_ob() argument
962 pci_addr = ALIGN_DOWN(pci_addr, window_size); in iproc_pcie_setup_ob()
967 !IS_ALIGNED(pci_addr, window_size)) { in iproc_pcie_setup_ob()
970 &axi_addr, &pci_addr); in iproc_pcie_setup_ob()
979 axi_addr, pci_addr); in iproc_pcie_setup_ob()
993 pci_addr += window_size; in iproc_pcie_setup_ob()
1057 u64 pci_addr, resource_size_t size) in iproc_pcie_ib_write() argument
1146 !IS_ALIGNED(pci_addr, region_size)) { in iproc_pcie_setup_ib()
1149 &axi_addr, &pci_addr); in iproc_pcie_setup_ib()
1156 pci_addr, size); in iproc_pcie_setup_ib()
[all …]
H A Dpcie-rcar.c103 u64 pci_addr, u64 flags, int idx, bool host) in rcar_pcie_set_inbound() argument
110 rcar_pci_write_reg(pcie, lower_32_bits(pci_addr), in rcar_pcie_set_inbound()
116 rcar_pci_write_reg(pcie, upper_32_bits(pci_addr), in rcar_pcie_set_inbound()
H A Dpci-xgene.c366 u64 cpu_addr, u64 pci_addr) in xgene_pcie_setup_ob_reg() argument
392 xgene_pcie_writel(port, offset + 0x10, lower_32_bits(pci_addr)); in xgene_pcie_setup_ob_reg()
393 xgene_pcie_writel(port, offset + 0x14, upper_32_bits(pci_addr)); in xgene_pcie_setup_ob_reg()
488 u64 pci_addr = range->pci_addr; in xgene_pcie_setup_ib_reg() local
527 xgene_pcie_setup_pims(port, pim_reg, pci_addr, ~(size - 1)); in xgene_pcie_setup_ib_reg()
548 range.flags, range.cpu_addr, end, range.pci_addr); in xgene_pcie_parse_map_dma_ranges()
H A Dpcie-mediatek-gen3.c246 resource_size_t pci_addr, in mtk_pcie_set_trans_table() argument
276 writel_relaxed(lower_32_bits(pci_addr), table + PCIE_ATR_TRSL_ADDR_LSB_OFFSET); in mtk_pcie_set_trans_table()
277 writel_relaxed(upper_32_bits(pci_addr), table + PCIE_ATR_TRSL_ADDR_MSB_OFFSET); in mtk_pcie_set_trans_table()
291 (unsigned long long)pci_addr, (unsigned long long)table_size); in mtk_pcie_set_trans_table()
294 pci_addr += table_size; in mtk_pcie_set_trans_table()
406 resource_size_t pci_addr; in mtk_pcie_startup_port() local
416 pci_addr = res->start - entry->offset; in mtk_pcie_startup_port()
418 err = mtk_pcie_set_trans_table(pcie, cpu_addr, pci_addr, size, in mtk_pcie_startup_port()
/linux/arch/alpha/kernel/
H A Dcore_t2.c142 unsigned long *pci_addr, unsigned char *type1) in mk_conf_addr() argument
149 bus, device_fn, where, pci_addr, type1)); in mk_conf_addr()
169 *pci_addr = addr; in mk_conf_addr()
287 unsigned long addr, pci_addr; in t2_read_config() local
292 if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1)) in t2_read_config()
297 addr = (pci_addr << 5) + mask + T2_CONF; in t2_read_config()
306 unsigned long addr, pci_addr; in t2_write_config() local
310 if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1)) in t2_write_config()
314 addr = (pci_addr << 5) + mask + T2_CONF; in t2_write_config()
H A Dcore_polaris.c68 unsigned long *pci_addr, u8 *type1) in mk_conf_addr() argument
73 *pci_addr = (bus << 16) | (device_fn << 8) | (where) | in mk_conf_addr()
78 bus, device_fn, where, *pci_addr)); in mk_conf_addr()
H A Dcore_cia.c91 unsigned long *pci_addr, unsigned char *type1) in mk_conf_addr() argument
96 *pci_addr = (bus << 16) | (device_fn << 8) | where; in mk_conf_addr()
100 bus, device_fn, where, *pci_addr)); in mk_conf_addr()
212 unsigned long addr, pci_addr; in cia_read_config() local
217 if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1)) in cia_read_config()
222 addr = (pci_addr << 5) + mask + CIA_CONF; in cia_read_config()
231 unsigned long addr, pci_addr; in cia_write_config() local
235 if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1)) in cia_write_config()
239 addr = (pci_addr << 5) + mask + CIA_CONF; in cia_write_config()
H A Dcore_irongate.c83 unsigned long *pci_addr, unsigned char *type1) in mk_conf_addr() argument
90 bus, device_fn, where, pci_addr, type1)); in mk_conf_addr()
97 *pci_addr = addr; in mk_conf_addr()
/linux/drivers/pci/controller/dwc/
H A Dpcie-designware.c470 u64 pci_addr, u64 size) in __dw_pcie_prog_outbound_atu() argument
498 lower_32_bits(pci_addr)); in __dw_pcie_prog_outbound_atu()
500 upper_32_bits(pci_addr)); in __dw_pcie_prog_outbound_atu()
530 u64 cpu_addr, u64 pci_addr, u64 size) in dw_pcie_prog_outbound_atu() argument
533 cpu_addr, pci_addr, size); in dw_pcie_prog_outbound_atu()
537 int type, u64 cpu_addr, u64 pci_addr, in dw_pcie_prog_ep_outbound_atu() argument
541 cpu_addr, pci_addr, size); in dw_pcie_prog_ep_outbound_atu()
556 u64 cpu_addr, u64 pci_addr, u64 size) in dw_pcie_prog_inbound_atu() argument
558 u64 limit_addr = pci_addr + size - 1; in dw_pcie_prog_inbound_atu()
568 lower_32_bits(pci_addr)); in dw_pcie_prog_inbound_atu()
[all …]
H A Dpcie-tegra194-acpi.c50 u64 pci_addr, u64 size) in program_outbound_atu() argument
56 atu_reg_write(pcie_ecam, index, lower_32_bits(pci_addr), in program_outbound_atu()
60 atu_reg_write(pcie_ecam, index, upper_32_bits(pci_addr), in program_outbound_atu()
H A Dpcie-artpec6.c97 static u64 artpec6_pcie_cpu_addr_fixup(struct dw_pcie *pci, u64 pci_addr) in artpec6_pcie_cpu_addr_fixup() argument
105 return pci_addr - pp->cfg0_base; in artpec6_pcie_cpu_addr_fixup()
107 return pci_addr - ep->phys_base; in artpec6_pcie_cpu_addr_fixup()
111 return pci_addr; in artpec6_pcie_cpu_addr_fixup()
/linux/arch/powerpc/boot/
H A Dcuboot-pq2.c32 u32 pci_addr[2]; member
191 out_le32(&pci_regs[0][0], mem->pci_addr[1] >> 12); in fixup_pci()
195 out_le32(&pci_regs[0][6], mmio->pci_addr[1] >> 12); in fixup_pci()
199 out_le32(&pci_regs[0][12], io->pci_addr[1] >> 12); in fixup_pci()
/linux/drivers/peci/
H A Drequest.c303 u32 pci_addr; in __pci_cfg_local_read() local
311 pci_addr = __get_pci_addr(bus, dev, func, reg); in __pci_cfg_local_read()
315 put_unaligned_le24(pci_addr, &req->tx.buf[2]); in __pci_cfg_local_read()
331 u32 pci_addr; in __ep_pci_cfg_read() local
339 pci_addr = __get_pci_addr(bus, dev, func, reg); in __ep_pci_cfg_read()
349 put_unaligned_le32(pci_addr, &req->tx.buf[8]); in __ep_pci_cfg_read()
/linux/drivers/pci/endpoint/functions/
H A Dpci-epf-mhi.c165 static int __pci_epf_mhi_alloc_map(struct mhi_ep_cntrl *mhi_cntrl, u64 pci_addr, in __pci_epf_mhi_alloc_map() argument
179 pci_addr - offset, size + offset); in __pci_epf_mhi_alloc_map()
191 static int pci_epf_mhi_alloc_map(struct mhi_ep_cntrl *mhi_cntrl, u64 pci_addr, in pci_epf_mhi_alloc_map() argument
196 size_t offset = get_align_offset(epf_mhi, pci_addr); in pci_epf_mhi_alloc_map()
198 return __pci_epf_mhi_alloc_map(mhi_cntrl, pci_addr, paddr, vaddr, in pci_epf_mhi_alloc_map()
203 u64 pci_addr, phys_addr_t paddr, in __pci_epf_mhi_unmap_free() argument
216 static void pci_epf_mhi_unmap_free(struct mhi_ep_cntrl *mhi_cntrl, u64 pci_addr, in pci_epf_mhi_unmap_free() argument
221 size_t offset = get_align_offset(epf_mhi, pci_addr); in pci_epf_mhi_unmap_free()
223 __pci_epf_mhi_unmap_free(mhi_cntrl, pci_addr, paddr, vaddr, offset, in pci_epf_mhi_unmap_free()
/linux/drivers/scsi/
H A DBusLogic.c648 unsigned long pci_addr; in blogic_init_mm_probeinfo() local
660 pci_addr = base_addr1 = pci_resource_start(pci_device, 1); in blogic_init_mm_probeinfo()
742 pr_probeinfo->pci_addr = pci_addr; in blogic_init_mm_probeinfo()
754 probeinfo->pci_addr = pci_addr; in blogic_init_mm_probeinfo()
810 probeinfo->pci_addr = 0; in blogic_init_mm_probeinfo()
846 unsigned long pci_addr; in blogic_init_fp_probeinfo() local
858 pci_addr = base_addr1 = pci_resource_start(pci_device, 1); in blogic_init_fp_probeinfo()
885 probeinfo->pci_addr = pci_addr; in blogic_init_fp_probeinfo()
1721 if (adapter->pci_addr > 0) in blogic_reportconfig()
1722 blogic_info("0x%lX, ", adapter, adapter->pci_addr); in blogic_reportconfig()
[all …]
/linux/arch/powerpc/platforms/4xx/
H A Dpci.c134 pci_addr, pci_addr + size - 1, cpu_addr); in ppc4xx_parse_dma_ranges()
144 res->start = pci_addr; in ppc4xx_parse_dma_ranges()
209 u64 pci_addr, in ppc4xx_setup_one_pci_PMM() argument
242 pciha = RES_TO_U32_HIGH(pci_addr); in ppc4xx_setup_one_pci_PMM()
243 pcila = RES_TO_U32_LOW(pci_addr); in ppc4xx_setup_one_pci_PMM()
413 u64 pci_addr, in ppc4xx_setup_one_pcix_POM() argument
430 pciah = RES_TO_U32_HIGH(pci_addr); in ppc4xx_setup_one_pcix_POM()
431 pcial = RES_TO_U32_LOW(pci_addr); in ppc4xx_setup_one_pcix_POM()
1710 u64 pci_addr, in ppc4xx_setup_one_pciex_POM() argument
1728 pciah = RES_TO_U32_HIGH(pci_addr); in ppc4xx_setup_one_pciex_POM()
[all …]
/linux/include/linux/
H A Dmhi_ep.h159 int (*alloc_map)(struct mhi_ep_cntrl *mhi_cntrl, u64 pci_addr, phys_addr_t *phys_ptr,
161 void (*unmap_free)(struct mhi_ep_cntrl *mhi_cntrl, u64 pci_addr, phys_addr_t phys,
/linux/arch/parisc/include/asm/
H A Dpdcpat.h377 extern int pdc_pat_io_pci_cfg_read(unsigned long pci_addr, int pci_size, u32 *val);
378 extern int pdc_pat_io_pci_cfg_write(unsigned long pci_addr, int pci_size, u32 val);

123