| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 4382 MVT CmpVT = N0.getSimpleValueType(); in tryVPTESTM() local
4383 MVT CmpSVT = CmpVT.getVectorElementType(); in tryVPTESTM()
4461 unsigned Scale = CmpVT.is128BitVector() ? 4 : 2; in tryVPTESTM()
4464 CmpVT = MVT::getVectorVT(CmpSVT, NumElts); in tryVPTESTM()
5344 MVT CmpVT = N0.getSimpleValueType(); in Select() local
5353 switch (CmpVT.SimpleTy) { in Select()
5415 MVT CmpVT = N0.getSimpleValueType(); in Select() local
5450 if (CmpVT == MVT::i64 && !isInt<32>(Mask) && in Select()
5486 (!(Mask & 0x80) || CmpVT == MVT::i8 || in Select()
5494 (!(Mask & 0x8000) || CmpVT == MVT::i16 || in Select()
[all …]
|
| H A D | X86FastISel.cpp | 2081 EVT CmpVT = TLI.getValueType(DL, CmpLHS->getType()); in X86FastEmitCMoveSelect() local
2083 if (!X86FastEmitCompare(CmpLHS, CmpRHS, CmpVT, CI->getDebugLoc())) in X86FastEmitCMoveSelect()
2314 EVT CmpVT = TLI.getValueType(DL, CmpLHS->getType()); in X86FastEmitPseudoSelect() local
2315 if (!X86FastEmitCompare(CmpLHS, CmpRHS, CmpVT, CI->getDebugLoc())) in X86FastEmitPseudoSelect()
|
| H A D | X86ISelLowering.cpp | 22391 assert((CmpVT == MVT::i8 || CmpVT == MVT::i16 || in EmitCmp()
22392 CmpVT == MVT::i32 || CmpVT == MVT::i64) && "Unexpected VT!"); in EmitCmp()
22423 CmpVT = MVT::i32; in EmitCmp()
22435 CmpVT = MVT::i32; in EmitCmp()
40135 if (EVT(CmpVT) == VT) in combineBitcast()
48212 if (VecVT != CmpVT) in emitOrXorXorTree()
48220 if (VecVT != CmpVT) in emitOrXorXorTree()
48291 CmpVT = MVT::v64i1; in combineVectorSizedSetCCEquality()
48296 CmpVT = MVT::v16i1; in combineVectorSizedSetCCEquality()
48339 if (VecVT != CmpVT) { in combineVectorSizedSetCCEquality()
[all …]
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 10541 CmpVT = MVT::v4i32; in LowerVSETCC()
10567 Cmp = DAG.getNode(ISD::OR, dl, CmpVT, Cmp, Cmp2); in LowerVSETCC()
13383 EVT CmpVT = InfoAndKind.IsAArch64 in performSetccAddFolding() local
13386 if (CmpVT != MVT::i32 && CmpVT != MVT::i64) in performSetccAddFolding()
13735 EVT CmpVT = N->getOperand(2).getValueType(); in tryConvertSVEWideCompare() local
15433 EVT CmpVT = N0.getOperand(0).getValueType(); in performVSelectCombine() local
15436 if (ResVT.getSizeInBits() != CmpVT.getSizeInBits()) in performVSelectCombine()
17393 EVT CmpVT = Pg.getValueType(); in convertFixedMaskToScalableVector() local
17394 return DAG.getNode(AArch64ISD::SETCC_MERGE_ZERO, DL, CmpVT, in convertFixedMaskToScalableVector()
17861 EVT CmpVT = Pg.getValueType(); in LowerFixedLengthVectorSetccToSVE() local
[all …]
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6440 EVT CmpVT; in LowerVSETCC() local
6442 CmpVT = Op0.getValueType().changeVectorElementTypeToInteger(); in LowerVSETCC()
6455 CmpVT = VT; in LowerVSETCC()
6462 unsigned CmpElements = CmpVT.getVectorNumElements() * 2; in LowerVSETCC()
6470 Merged = DAG.getNode(ISD::BITCAST, dl, CmpVT, Merged); in LowerVSETCC()
6472 Merged = DAG.getNOT(dl, Merged, CmpVT); in LowerVSETCC()
6477 if (CmpVT.getVectorElementType() == MVT::i64) in LowerVSETCC()
6508 SDValue TmpOp0 = DAG.getNode(ARMISD::VCMP, dl, CmpVT, Op1, Op0, in LowerVSETCC()
6510 SDValue TmpOp1 = DAG.getNode(ARMISD::VCMP, dl, CmpVT, Op0, Op1, in LowerVSETCC()
6592 Result = DAG.getNode(ARMISD::VCMPZ, dl, CmpVT, SingleOp, in LowerVSETCC()
[all …]
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 7791 EVT CmpVT = Op.getOperand(0).getValueType(); in LowerSELECT_CC() local
7799 if (!Subtarget.hasP9Vector() && CmpVT == MVT::f128) { in LowerSELECT_CC()
7801 dl, getSetCCResultType(DAG.getDataLayout(), *DAG.getContext(), CmpVT), in LowerSELECT_CC()
7808 if (!CmpVT.isFloatingPoint() || !TV.getValueType().isFloatingPoint() || in LowerSELECT_CC()
7882 Cmp = DAG.getNode(ISD::FSUB, dl, CmpVT, LHS, RHS, Flags); in LowerSELECT_CC()
7892 Cmp = DAG.getNode(ISD::FSUB, dl, CmpVT, LHS, RHS, Flags); in LowerSELECT_CC()
7898 Cmp = DAG.getNode(ISD::FSUB, dl, CmpVT, LHS, RHS, Flags); in LowerSELECT_CC()
7904 Cmp = DAG.getNode(ISD::FSUB, dl, CmpVT, RHS, LHS, Flags); in LowerSELECT_CC()
7910 Cmp = DAG.getNode(ISD::FSUB, dl, CmpVT, RHS, LHS, Flags); in LowerSELECT_CC()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 4691 EVT CmpVT = LHS.getValueType(); in lowerICMPIntrinsic() local
4692 if (CmpVT == MVT::i16 && !TLI.isTypeLegal(MVT::i16)) { in lowerICMPIntrinsic()
4722 EVT CmpVT = Src0.getValueType(); in lowerFCMPIntrinsic() local
4725 if (CmpVT == MVT::f16 && !TLI.isTypeLegal(CmpVT)) { in lowerFCMPIntrinsic()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 3643 EVT CmpVT = Tmp1.getValueType(); in ExpandNode() local
3647 EVT CCVT = getSetCCResultType(CmpVT); in ExpandNode()
|
| H A D | SelectionDAGBuilder.cpp | 7650 EVT CmpVT = EVT::getIntegerVT(LHS->getContext(), LoadVT.getSizeInBits()); in visitMemCmpBCmpCall() local
7651 LoadL = DAG.getBitcast(CmpVT, LoadL); in visitMemCmpBCmpCall()
7652 LoadR = DAG.getBitcast(CmpVT, LoadR); in visitMemCmpBCmpCall()
|