/netbsd/external/gpl3/binutils.old/dist/gas/ |
H A D | rx-parse.h | 88 DDIV = 298, enumerator 252 #define DDIV 298 macro
|
H A D | rx-parse.c | 266 DDIV = 298, enumerator 430 #define DDIV 298 macro 4597 OPC(DDIV),
|
/netbsd/external/gpl3/binutils/dist/gas/config/ |
H A D | rx-parse.h | 97 DDIV = 298, /* DDIV */ enumerator 266 #define DDIV 298 macro
|
H A D | rx-parse.y | 158 %token DABS DADD DBT DCMP DDIV DIV DIVU DMOV DMUL DNEG 928 | DDIV { rx_check_dfpu(); sub_op = 0x05; } double3_op 1366 OPC(DDIV),
|
H A D | rx-parse.c | 279 DDIV = 298, /* DDIV */ enumerator 448 #define DDIV 298 macro 4712 OPC(DDIV),
|
/netbsd/sys/arch/mips/mips/ |
H A D | bds_emul.S | 302 PTR_WORD bcemul_sigill # 036 DDIV (*) 307 PTR_WORD bcemul_special_genmultdiv # 036 DDIV (*) 400 jr ra; ddiv $0, v0, v1 # 036 DDIV
|
/netbsd/external/gpl3/gdb/dist/gas/testsuite/gas/mips/ |
H A D | mips16-insn-e.s | 159 ddiv.e $0, $16, $16 # DDIV
|
H A D | mips16-insn-t.s | 159 ddiv.t $0, $16, $16 # DDIV
|
/netbsd/external/gpl3/gdb.old/dist/gas/testsuite/gas/mips/ |
H A D | mips16-insn-e.s | 159 ddiv.e $0, $16, $16 # DDIV
|
H A D | mips16-insn-t.s | 159 ddiv.t $0, $16, $16 # DDIV
|
/netbsd/external/gpl3/gdb/dist/binutils/testsuite/binutils-all/mips/ |
H A D | mips16-extend-insn.s | 567 extend 0x123 # DDIV
|
/netbsd/external/gpl3/gdb.old/dist/binutils/testsuite/binutils-all/mips/ |
H A D | mips16-extend-insn.s | 567 extend 0x123 # DDIV
|
/netbsd/external/gpl3/gcc.old/dist/gcc/config/mips/ |
H A D | 20kc.md | 165 ;; 13 and 72 cycles for DDIV[U]. This depends on the value of the inputs
|
/netbsd/external/gpl3/gcc/dist/gcc/config/mips/ |
H A D | 20kc.md | 165 ;; 13 and 72 cycles for DDIV[U]. This depends on the value of the inputs
|
/netbsd/external/gpl3/gdb/dist/gas/config/ |
H A D | rx-parse.y | 158 %token DABS DADD DBT DCMP DDIV DIV DIVU DMOV DMUL DNEG 928 | DDIV { rx_check_dfpu(); sub_op = 0x05; } double3_op 1366 OPC(DDIV),
|
/netbsd/external/gpl3/binutils.old/dist/gas/config/ |
H A D | rx-parse.y | 158 %token DABS DADD DBT DCMP DDIV DIV DIVU DMOV DMUL DNEG 928 | DDIV { rx_check_dfpu(); sub_op = 0x05; } double3_op 1366 OPC(DDIV),
|
/netbsd/external/gpl3/gdb.old/dist/gas/config/ |
H A D | rx-parse.y | 158 %token DABS DADD DBT DCMP DDIV DIV DIVU DMOV DMUL DNEG 928 | DDIV { rx_check_dfpu(); sub_op = 0x05; } double3_op 1366 OPC(DDIV),
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
H A D | Mips64r6InstrInfo.td | 141 def DDIV : DDIV_ENC, DDIV_DESC, ISA_MIPS64R6;
|
H A D | MipsScheduleGeneric.td | 267 def : InstRW<[GenericWriteDIV], (instrs DDIV, DMOD)>;
|
/netbsd/sys/external/bsd/sljit/dist/sljit_src/ |
H A D | sljitNativeMIPS_common.c | 120 #define DDIV (HI(0) | LO(30)) macro 1049 …FAIL_IF(push_inst(compiler, ((op | 0x2) == SLJIT_DIV_UW ? DDIVU : DDIV) | S(SLJIT_R0) | T(SLJIT_R1… in sljit_emit_op0()
|
/netbsd/external/gpl3/gdb/dist/sim/mips/ |
H A D | m16.igen | 1012 11101,3.RX,3.RY,11110:RR:16::DDIV
|
H A D | ChangeLog | 1486 (DADD, DADDI, DADDIU, DADDU, DDIV, DDIVU, DMULT, DMULTU, DSLL, 1537 * mips.igen (DDIV, DIV, DIVU, DMULT, DMULTU, DSLL, DSLL32, 1801 DSLL,DSRL,DSRA,DSLLV,DSRAV,DMULT,DMULTU,DDIV,DDIVU,JALX32,JALX):
|
/netbsd/external/gpl3/gdb.old/dist/sim/mips/ |
H A D | m16.igen | 1012 11101,3.RX,3.RY,11110:RR:16::DDIV
|
H A D | ChangeLog | 1486 (DADD, DADDI, DADDIU, DADDU, DDIV, DDIVU, DMULT, DMULTU, DSLL, 1537 * mips.igen (DDIV, DIV, DIVU, DMULT, DMULTU, DSLL, DSLL32, 1801 DSLL,DSRL,DSRA,DSLLV,DSRAV,DMULT,DMULTU,DDIV,DDIVU,JALX32,JALX):
|
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 1181 DanglingDebugInfoVector &DDIV = DDIMI.second; in dropDanglingDebugInfo() local 1185 for (auto &DDI : DDIV) in dropDanglingDebugInfo() 1189 erase_if(DDIV, isMatchingDbgValue); in dropDanglingDebugInfo() 1201 DanglingDebugInfoVector &DDIV = DanglingDbgInfoIt->second; in resolveDanglingDebugInfo() local 1202 for (auto &DDI : DDIV) { in resolveDanglingDebugInfo() 1246 DDIV.clear(); in resolveDanglingDebugInfo()
|