| /netbsd/external/apache2/llvm/dist/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 75 DAG_FUNCTION(exp2, 1, 1, experimental_constrained_exp2, FEXP2)
|
| /netbsd/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 868 FEXP2, enumerator
|
| H A D | BasicTTIImpl.h | 1538 ISDs.push_back(ISD::FEXP2); in getTypeBasedIntrinsicInstrCost()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 219 case ISD::FEXP2: return "fexp2"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 85 case ISD::FEXP2: R = SoftenFloatRes_FEXP2(N); break; in SoftenFloatResult()
1204 case ISD::FEXP2: ExpandFloatRes_FEXP2(N, Lo, Hi); break; in ExpandFloatResult()
2231 case ISD::FEXP2: in PromoteFloatResult()
2595 case ISD::FEXP2: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 424 case ISD::FEXP2: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 85 case ISD::FEXP2: in ScalarizeVectorResult()
978 case ISD::FEXP2: in SplitVectorResult()
3110 case ISD::FEXP2: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 3997 case ISD::FEXP2: in ConvertNodeToLibcall()
4743 case ISD::FEXP2: in PromoteNode()
|
| H A D | SelectionDAGBuilder.cpp | 5312 return DAG.getNode(ISD::FEXP2, dl, Op.getValueType(), Op, Flags); in expandExp2()
7985 if (visitUnaryFloatCall(I, ISD::FEXP2)) in visitCall()
|
| H A D | SelectionDAG.cpp | 4297 case ISD::FEXP2: in isKnownNeverNaN()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 153 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in MipsSETargetLowering()
390 setOperationAction(ISD::FEXP2, Ty, Legal); in addMSAFloatType()
1895 DAG.getNode(ISD::FEXP2, SDLoc(Op), ResTy, Op->getOperand(2))); in lowerINTRINSIC_WO_CHAIN()
|
| H A D | MipsMSAInstrInfo.td | 2047 // 1.0 when we only need to match ISD::FEXP2.
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 867 setOperationAction(ISD::FEXP2, VT, Expand); in initActions()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 294 setOperationAction(ISD::FEXP2, MVT::f32, Legal); in AMDGPUTargetLowering()
468 setOperationAction(ISD::FEXP2, VT, Expand); in AMDGPUTargetLowering()
2314 return DAG.getNode(ISD::FEXP2, SL, VT, Mul, Op->getFlags()); in lowerFEXP()
|
| H A D | SIISelLowering.cpp | 9373 case ISD::FEXP2: in fp16SrcZerosHighBits()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 211 ISD::FEXP, ISD::FEXP2, ISD::FRINT}) in WebAssemblyTargetLowering()
|
| /netbsd/external/apache2/llvm/dist/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 480 def fexp2 : SDNode<"ISD::FEXP2" , SDTFPUnaryOp>;
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 373 setOperationAction(ISD::FEXP2, VT, Expand); in addMVEVectorTypes()
848 setOperationAction(ISD::FEXP2, MVT::v2f64, Expand); in ARMTargetLowering()
869 setOperationAction(ISD::FEXP2, MVT::v4f32, Expand); in ARMTargetLowering()
885 setOperationAction(ISD::FEXP2, MVT::v2f32, Expand); in ARMTargetLowering()
1028 setOperationAction(ISD::FEXP2, MVT::f64, Expand); in ARMTargetLowering()
1474 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in ARMTargetLowering()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 355 setOperationAction(ISD::FEXP2, VT, Expand); in AArch64TargetLowering()
594 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in AArch64TargetLowering()
595 setOperationAction(ISD::FEXP2, MVT::v4f16, Expand); in AArch64TargetLowering()
596 setOperationAction(ISD::FEXP2, MVT::v8f16, Expand); in AArch64TargetLowering()
1371 setOperationAction(ISD::FEXP2, VT, Expand); in addTypeForNEON()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1640 ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FCEIL, ISD::FTRUNC, in HexagonTargetLowering()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 799 setOperationAction(ISD::FEXP2, VT, Expand); in PPCTargetLowering()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 796 setOperationAction(ISD::FEXP2, MVT::f80, Expand); in X86TargetLowering()
813 setOperationAction(ISD::FEXP2, VT, Expand); in X86TargetLowering()
|