| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | ValueTypes.cpp | 46 EVT ResultVT; in getExtendedVectorVT() local
47 ResultVT.LLVMTy = in getExtendedVectorVT()
49 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT()
50 return ResultVT; in getExtendedVectorVT()
54 EVT ResultVT; in getExtendedVectorVT() local
55 ResultVT.LLVMTy = VectorType::get(VT.getTypeForEVT(Context), EC); in getExtendedVectorVT()
56 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT()
57 return ResultVT; in getExtendedVectorVT()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypes.cpp | 240 EVT ResultVT = N->getValueType(i); in run() local
241 LLVM_DEBUG(dbgs() << "Analyzing result type: " << ResultVT.getEVTString() in run()
243 switch (getTypeAction(ResultVT)) { in run()
|
| H A D | SelectionDAGBuilder.cpp | 6725 EVT ResultVT = Op1.getValueType(); in visitIntrinsicCall() local
6727 if (ResultVT.isVector()) in visitIntrinsicCall()
6729 *Context, OverflowVT, ResultVT.getVectorElementCount()); in visitIntrinsicCall()
6731 SDVTList VTs = DAG.getVTList(ResultVT, OverflowVT); in visitIntrinsicCall()
8791 if (ResultVT != V.getValueType() && in visitInlineAsm()
8792 ResultVT.getSizeInBits() == V.getValueSizeInBits()) in visitInlineAsm()
8793 V = DAG.getNode(ISD::BITCAST, getCurSDLoc(), ResultVT, V); in visitInlineAsm()
8794 else if (ResultVT != V.getValueType() && ResultVT.isInteger() && in visitInlineAsm()
8799 V = DAG.getNode(ISD::TRUNCATE, getCurSDLoc(), ResultVT, V); in visitInlineAsm()
8802 ResultVTs.push_back(ResultVT); in visitInlineAsm()
[all …]
|
| H A D | DAGCombiner.cpp | 18384 EVT ResultVT = EVE->getValueType(0); in scalarizeExtractedVectorLoad() local
18401 ISD::LoadExtType ExtTy = ResultVT.bitsGT(VecEltVT) ? in scalarizeExtractedVectorLoad()
18437 if (ResultVT.bitsGT(VecEltVT)) { in scalarizeExtractedVectorLoad()
18440 ISD::LoadExtType ExtType = TLI.isLoadExtLegal(ISD::ZEXTLOAD, ResultVT, in scalarizeExtractedVectorLoad()
18444 Load = DAG.getExtLoad(ExtType, SDLoc(EVE), ResultVT, in scalarizeExtractedVectorLoad()
18454 if (ResultVT.bitsLT(VecEltVT)) in scalarizeExtractedVectorLoad()
18455 Load = DAG.getNode(ISD::TRUNCATE, SDLoc(EVE), ResultVT, Load); in scalarizeExtractedVectorLoad()
18457 Load = DAG.getBitcast(ResultVT, Load); in scalarizeExtractedVectorLoad()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 5472 EVT ResultVT = Op.getValueType(); in lowerEXTRACT_VECTOR_ELT() local
5501 if (ResultVT == MVT::f16) { in lowerEXTRACT_VECTOR_ELT()
5503 return DAG.getNode(ISD::BITCAST, SL, ResultVT, Result); in lowerEXTRACT_VECTOR_ELT()
5506 return DAG.getAnyExtOrTrunc(Elt, SL, ResultVT); in lowerEXTRACT_VECTOR_ELT()
5517 EVT ResultVT = Op.getValueType(); in lowerVECTOR_SHUFFLE() local
5520 EVT PackVT = ResultVT.isInteger() ? MVT::v2i16 : MVT::v2f16; in lowerVECTOR_SHUFFLE()
5535 for (int I = 0, N = ResultVT.getVectorNumElements(); I != N; I += 2) { in lowerVECTOR_SHUFFLE()
5563 return DAG.getNode(ISD::CONCAT_VECTORS, SL, ResultVT, Pieces); in lowerVECTOR_SHUFFLE()
11068 MVT ResultVT = NewChannels == 1 ? in adjustWritemask() local
11072 DAG.getVTList(ResultVT, MVT::Other) : DAG.getVTList(ResultVT); in adjustWritemask()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 2059 EVT ResultVT = EVT::getVectorVT(Context, SrcEltVT, Count); in LowerOperation() local
2060 Result = DAG.getNode(RISCVISD::TRUNCATE_VECTOR_VL, DL, ResultVT, Result, in LowerOperation()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 225 unsigned emitLoad(MVT VT, MVT ResultVT, Address Addr, bool WantZExt = true,
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 5890 EVT ResultVT = EVT::getVectorVT(*DAG.getContext(), ElVT, in extractSubVector() local
5903 return DAG.getBuildVector(ResultVT, dl, in extractSubVector()
5907 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, VecIdx); in extractSubVector()
5940 EVT ResultVT = Result.getValueType(); in insertSubVector() local
5951 return DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, VecIdx); in insertSubVector()
19653 MVT ResultVT = Op0.getSimpleValueType(); in LowerFunnelShift() local
19657 DAG.getNode(IsFSHR ? X86ISD::VSHRD : X86ISD::VSHLD, DL, ResultVT, Op0, in LowerFunnelShift()
19663 ResultVT, Op0, Op1, Amt); in LowerFunnelShift()
|