Home
last modified time | relevance | path

Searched refs:cache_op (Results 1 – 16 of 16) sorted by relevance

/netbsd/sys/arch/powerpc/booke/
H A Dbooke_cache.c44 enum cache_op { OP_DCBF, OP_DCBST, OP_DCBI, OP_DCBZ, OP_DCBA, OP_ICBI }; enum
83 cache_op(vaddr_t va, vsize_t len, vsize_t line_size, enum cache_op op) in cache_op() function
111 cache_op(va, PAGE_SIZE, curcpu()->ci_ci.dcache_line_size, OP_DCBST); in dcache_wb_page()
117 cache_op(va, PAGE_SIZE, curcpu()->ci_ci.dcache_line_size, OP_DCBF); in dcache_wbinv_page()
123 cache_op(va, PAGE_SIZE, curcpu()->ci_ci.dcache_line_size, OP_DCBI); in dcache_inv_page()
129 cache_op(va, PAGE_SIZE, curcpu()->ci_ci.dcache_line_size, OP_DCBZ); in dcache_zero_page()
136 cache_op(va, PAGE_SIZE, curcpu()->ci_ci.icache_line_size, OP_ICBI); in icache_inv_page()
144 cache_op(va, len, curcpu()->ci_ci.dcache_line_size, OP_DCBST); in dcache_wb()
150 cache_op(va, len, curcpu()->ci_ci.dcache_line_size, OP_DCBF); in dcache_wbinv()
156 cache_op(va, len, curcpu()->ci_ci.dcache_line_size, OP_DCBI); in dcache_inv()
[all …]
/netbsd/sys/arch/arm/cortex/
H A Dpl310.c292 arml2cc_cache_range_op(paddr_t pa, psize_t len, bus_size_t cache_op) in arml2cc_cache_range_op() argument
309 arml2cc_cache_op(sc, cache_op, pa, false); in arml2cc_cache_range_op()
/netbsd/external/gpl3/gdb/dist/sim/mips/
H A Dsim-main.c320 cache_op (SIM_DESC SD, in cache_op() function
H A Dsim-main.h947 INLINE_SIM_MAIN (void) cache_op (SIM_DESC sd, sim_cpu *cpu, address_word cia, int op, address_word …
949 cache_op (SD, CPU, cia, op, pAddr, vAddr, instruction)
H A DChangeLog1642 * sim-main.c (cache_op): Added case arm so that CACHE ops to a secondary
2259 cache_op, sync_operation, prefetch, ifetch32, pending_tick): Mark
2265 cache_op, sync_operation, prefetch, ifetch32, pending_tick): Move
2516 (sync_operation, prefetch, cache_op, store_memory, load_memory,
2652 * interp.c (sim_monitor, signal_exception, cache_op, store_fpr,
2663 address_translation, load_memory, store_memory, cache_op,
2829 cache_op): Change type of vAddr and pAddr to address_word.
2969 cache_op): Rename to from AddressTranslation et.al., make global,
/netbsd/external/gpl3/gdb.old/dist/sim/mips/
H A Dsim-main.c320 cache_op (SIM_DESC SD, in cache_op() function
H A Dsim-main.h947 INLINE_SIM_MAIN (void) cache_op (SIM_DESC sd, sim_cpu *cpu, address_word cia, int op, address_word …
949 cache_op (SD, CPU, cia, op, pAddr, vAddr, instruction)
H A DChangeLog1642 * sim-main.c (cache_op): Added case arm so that CACHE ops to a secondary
2259 cache_op, sync_operation, prefetch, ifetch32, pending_tick): Mark
2265 cache_op, sync_operation, prefetch, ifetch32, pending_tick): Move
2516 (sync_operation, prefetch, cache_op, store_memory, load_memory,
2652 * interp.c (sim_monitor, signal_exception, cache_op, store_fpr,
2663 address_translation, load_memory, store_memory, cache_op,
2829 cache_op): Change type of vAddr and pAddr to address_word.
2969 cache_op): Rename to from AddressTranslation et.al., make global,
/netbsd/external/gpl3/gdb/dist/gas/config/
H A Dtc-score7.c3617 int cache_op; in s7_do_cache() local
3619 cache_op = (s7_inst.instruction >> 20) & 0x1F; in s7_do_cache()
3620 sprintf (s7_inst.name, "cache %d", cache_op); in s7_do_cache()
H A Dtc-score.c3285 int cache_op; in s3_do_cache() local
3287 cache_op = (s3_inst.instruction >> 20) & 0x1F; in s3_do_cache()
3288 sprintf (s3_inst.name, "cache %d", cache_op); in s3_do_cache()
/netbsd/external/gpl3/binutils/dist/gas/config/
H A Dtc-score7.c3617 int cache_op; in s7_do_cache() local
3619 cache_op = (s7_inst.instruction >> 20) & 0x1F; in s7_do_cache()
3620 sprintf (s7_inst.name, "cache %d", cache_op); in s7_do_cache()
H A Dtc-score.c3285 int cache_op; in s3_do_cache() local
3287 cache_op = (s3_inst.instruction >> 20) & 0x1F; in s3_do_cache()
3288 sprintf (s3_inst.name, "cache %d", cache_op); in s3_do_cache()
/netbsd/external/gpl3/binutils.old/dist/gas/config/
H A Dtc-score7.c3615 int cache_op; in s7_do_cache() local
3617 cache_op = (s7_inst.instruction >> 20) & 0x1F; in s7_do_cache()
3618 sprintf (s7_inst.name, "cache %d", cache_op); in s7_do_cache()
H A Dtc-score.c3282 int cache_op; in s3_do_cache() local
3284 cache_op = (s3_inst.instruction >> 20) & 0x1F; in s3_do_cache()
3285 sprintf (s3_inst.name, "cache %d", cache_op); in s3_do_cache()
/netbsd/external/gpl3/gdb.old/dist/gas/config/
H A Dtc-score7.c3617 int cache_op; in s7_do_cache() local
3619 cache_op = (s7_inst.instruction >> 20) & 0x1F; in s7_do_cache()
3620 sprintf (s7_inst.name, "cache %d", cache_op); in s7_do_cache()
H A Dtc-score.c3285 int cache_op; in s3_do_cache() local
3287 cache_op = (s3_inst.instruction >> 20) & 0x1F; in s3_do_cache()
3288 sprintf (s3_inst.name, "cache %d", cache_op); in s3_do_cache()