| /netbsd/sys/dev/hpc/ |
| H A D | hpcfb.c | 130 volatile int dc_state; member
863 odc->dc_state |= HPCFB_DC_ABORT; in hpcfb_doswitch()
876 dc->dc_state |= HPCFB_DC_CURRENT; in hpcfb_doswitch()
877 dc->dc_state &= ~HPCFB_DC_ABORT; in hpcfb_doswitch()
943 dc->dc_state |= HPCFB_DC_UPDATE; in hpcfb_cursor_raw()
954 dc->dc_state |= HPCFB_DC_DRAWING; in hpcfb_cursor_raw()
1031 dc->dc_state |= HPCFB_DC_UPDATE; in hpcfb_putchar()
1043 dc->dc_state |= HPCFB_DC_DRAWING; in hpcfb_putchar()
1108 dc->dc_state |= HPCFB_DC_UPDATE; in hpcfb_copycols()
1280 dc->dc_state &= ~HPCFB_DC_ABORT; in hpcfb_redraw()
[all …]
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_resource.h | 55 struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes);
57 struct dc_state *state,
120 struct dc_state *context,
123 bool dcn20_validate_bandwidth(struct dc *dc, struct dc_state *context, bool fast_validate);
126 struct dc_state *context);
129 struct dc_state *context,
132 bool dcn20_validate_dsc(struct dc *dc, struct dc_state *new_ctx);
149 struct dc_state *context,
155 struct dc *dc, struct dc_state *context,
161 enum dc_status dcn20_add_stream_to_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_st…
[all …]
|
| H A D | dcn20_hwseq.h | 39 struct dc_state *context);
69 struct dc_state *context);
72 struct dc_state *context);
75 struct dc_state *context);
78 struct dc_state *context);
81 struct dc_state *context,
110 struct dc_state *context);
114 void dcn20_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/ |
| H A D | resource.h | 89 struct dc_state *context,
96 struct dc_state *context);
135 struct dc_state *context,
144 struct dc_state *old_context, struct dc_stream_state *stream);
149 const struct dc_state *old_context,
150 struct dc_state *context,
154 const struct dc_state *src_ctx,
155 struct dc_state *dst_ctx);
159 struct dc_state *context,
164 struct dc_state *context,
|
| H A D | hw_sequencer.h | 43 struct dc_state;
62 struct dc_state *context);
64 struct dc_state *context);
68 int num_planes, struct dc_state *context);
70 struct dc_state *context);
117 void (*prepare_bandwidth)(struct dc *dc, struct dc_state *context);
118 bool (*update_bandwidth)(struct dc *dc, struct dc_state *context);
155 struct dc_state *context);
158 struct dc_state *context);
173 struct dc_state *context);
[all …]
|
| H A D | core_types.h | 79 struct dc_state *state,
90 struct dc_state;
101 struct dc_state *context,
106 struct dc_state *context,
111 struct dc_state *context);
114 struct dc_state *context,
122 struct dc_state *new_ctx,
127 struct dc_state *new_ctx,
143 struct dc_state *context,
363 struct dc_state { struct
|
| H A D | hw_sequencer_private.h | 52 struct dc_state;
73 void (*init_pipes)(struct dc *dc, struct dc_state *context);
74 void (*reset_hw_ctx_wrap)(struct dc *dc, struct dc_state *context);
98 struct dc_state *context,
123 void (*update_odm)(struct dc *dc, struct dc_state *context,
127 struct dc_state *context);
138 struct dc_state *context);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_hw_sequencer.h | 42 struct dc_state *context,
46 struct dc_state *context);
49 struct dc_state *context);
73 struct dc_state *context);
79 struct dc_state *context);
97 struct dc_state *context);
100 void dcn10_init_pipes(struct dc *dc, struct dc_state *context);
103 struct dc_state *context);
108 void dce110_enable_accelerated_mode(struct dc *dc, struct dc_state *context);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/ |
| H A D | dce110_hw_sequencer.h | 35 struct dc_state;
42 struct dc_state *context);
60 void dce110_enable_accelerated_mode(struct dc *dc, struct dc_state *context);
70 struct dc_state *context);
74 struct dc_state *context);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/ |
| H A D | dc.h | 208 struct dc_state;
482 struct dc_state;
500 struct dc_state *current_state;
903 struct dc_state *new_ctx,
909 struct dc_state *dst_ctx);
912 const struct dc_state *src_ctx,
913 struct dc_state *dst_ctx);
917 struct dc_state *dst_ctx);
935 struct dc_state *dc_create_state(struct dc *dc);
936 struct dc_state *dc_copy_state(struct dc_state *src_ctx);
[all …]
|
| H A D | dc_stream.h | 280 struct dc_state *state);
313 struct dc_state *new_ctx,
318 struct dc_state *new_ctx,
326 struct dc_state *context);
332 struct dc_state *context);
337 struct dc_state *context);
344 struct dc_state *context);
380 struct dc_state *context,
405 struct dc_state *state,
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/ |
| H A D | dce112_resource.h | 44 struct dc_state *context,
45 struct dc_state *old_context);
49 struct dc_state *context,
54 struct dc_state *new_ctx,
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn20/ |
| H A D | dcn20_clk_mgr.h | 32 struct dc_state *context,
36 struct dc_state *context,
39 struct dc_state *context, bool safe_to_lower);
51 struct dc_state *context,
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce110/ |
| H A D | dce110_clk_mgr.h | 36 const struct dc_state *context,
42 struct dc_state *context);
44 uint32_t dce110_get_min_vblank_time_us(const struct dc_state *context);
|
| H A D | amdgpu_dce110_clk_mgr.c | 97 uint32_t dce110_get_min_vblank_time_us(const struct dc_state *context) in dce110_get_min_vblank_time_us()
125 const struct dc_state *context, in dce110_fill_display_configs()
179 struct dc_state *context) in dce11_pplib_apply_display_requirements()
254 struct dc_state *context, in dce11_update_clocks()
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/ |
| H A D | dce100_hw_sequencer.h | 35 struct dc_state;
41 struct dc_state *context);
45 struct dc_state *context);
|
| H A D | amdgpu_dce100_hw_sequencer.c | 115 struct dc_state *context) in dce100_prepare_bandwidth()
127 struct dc_state *context) in dce100_optimize_bandwidth()
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_mst_types.c | 746 struct dc_state *dc_state, in compute_mst_dsc_configs_for_link() argument
759 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_link()
762 stream = dc_state->streams[i]; in compute_mst_dsc_configs_for_link()
841 struct dc_state *dc_state) in compute_mst_dsc_configs_for_state() argument
848 for (i = 0; i < dc_state->stream_count; i++) in compute_mst_dsc_configs_for_state()
851 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_state()
852 stream = dc_state->streams[i]; in compute_mst_dsc_configs_for_state()
875 for (j = 0; j < dc_state->stream_count; j++) { in compute_mst_dsc_configs_for_state()
876 if (dc_state->streams[j]->link == stream->link) in compute_mst_dsc_configs_for_state()
881 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_state()
[all …]
|
| H A D | amdgpu_dm_mst_types.h | 41 struct dc_state *dc_state);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/ |
| H A D | amdgpu_dc.c | 759 struct dc_state *context) in disable_all_writeback_pipes_for_stream()
922 struct dc_state *ctx) in enable_timing_multisync()
946 struct dc_state *ctx) in program_timing_sync()
1030 struct dc_state *context) in context_changed()
1164 struct dc_state *context, in dc_enable_stereo()
1357 struct dc_state *context = kvzalloc(sizeof(struct dc_state), in dc_create_state()
1375 struct dc_state *dc_copy_state(struct dc_state *src_ctx) in dc_copy_state()
1378 struct dc_state *new_ctx = kvmalloc(sizeof(struct dc_state), GFP_KERNEL); in dc_copy_state()
1420 struct dc_state *context = container_of(kref, struct dc_state, refcount); in dc_state_free()
1805 struct dc_state *ctx, in stream_get_status()
[all …]
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/ |
| H A D | dcn21_hwseq.h | 43 struct dc_state *context);
47 struct dc_state *context);
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce100/ |
| H A D | dce_clk_mgr.h | 39 struct dc_state *context);
41 uint32_t dce_get_max_pixel_clock_for_all_paths(struct dc_state *context);
|
| H A D | amdgpu_dce_clk_mgr.c | 170 uint32_t dce_get_max_pixel_clock_for_all_paths(struct dc_state *context) in dce_get_max_pixel_clock_for_all_paths()
201 struct dc_state *context) in dce_get_required_clocks_state()
388 struct dc_state *context) in dce_pplib_apply_display_requirements()
401 struct dc_state *context, in dce_update_clocks()
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/ |
| H A D | dce_clk_mgr.c | 189 static uint32_t get_max_pixel_clock_for_all_paths(struct dc_state *context) in get_max_pixel_clock_for_all_paths()
220 struct dc_state *context) in dce_get_required_clocks_state()
497 const struct dc_state *context, in dce110_fill_display_configs()
549 static uint32_t dce110_get_min_vblank_time_us(const struct dc_state *context) in dce110_get_min_vblank_time_us()
601 struct dc_state *context) in dce_pplib_apply_display_requirements()
615 struct dc_state *context) in dce11_pplib_apply_display_requirements()
674 struct dc_state *context, in dce_update_clocks()
701 struct dc_state *context, in dce11_update_clocks()
728 struct dc_state *context, in dce112_update_clocks()
755 struct dc_state *context, in dce12_update_clocks()
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/display/include/ |
| H A D | logger_interface.h | 37 struct dc_state;
65 struct dc_state *context);
|