Home
last modified time | relevance | path

Searched refs:eop_irq (Results 1 – 6 of 6) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx.h286 struct amdgpu_irq_src eop_irq; member
H A Damdgpu_gfx_v6_0.c3091 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 181, &adev->gfx.eop_irq); in gfx_v6_0_sw_init()
3122 &adev->gfx.eop_irq, AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP); in gfx_v6_0_sw_init()
3144 &adev->gfx.eop_irq, irq_type); in gfx_v6_0_sw_init()
3567 adev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST; in gfx_v6_0_set_irq_funcs()
3568 adev->gfx.eop_irq.funcs = &gfx_v6_0_eop_irq_funcs; in gfx_v6_0_set_irq_funcs()
H A Damdgpu_gfx_v7_0.c4428 &adev->gfx.eop_irq, irq_type); in gfx_v7_0_compute_ring_init()
4458 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 181, &adev->gfx.eop_irq); in gfx_v7_0_sw_init()
4500 &adev->gfx.eop_irq, AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP); in gfx_v7_0_sw_init()
5095 adev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST; in gfx_v7_0_set_irq_funcs()
5096 adev->gfx.eop_irq.funcs = &gfx_v7_0_eop_irq_funcs; in gfx_v7_0_set_irq_funcs()
H A Damdgpu_gfx_v10_0.c1263 &adev->gfx.eop_irq, irq_type); in gfx_v10_0_gfx_ring_init()
1296 &adev->gfx.eop_irq, irq_type); in gfx_v10_0_compute_ring_init()
1340 &adev->gfx.eop_irq); in gfx_v10_0_sw_init()
5303 adev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST; in gfx_v10_0_set_irq_funcs()
5304 adev->gfx.eop_irq.funcs = &gfx_v10_0_eop_irq_funcs; in gfx_v10_0_set_irq_funcs()
H A Damdgpu_gfx_v9_0.c2159 &adev->gfx.eop_irq, irq_type); in gfx_v9_0_compute_ring_init()
2192 …_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_EOP_INTERRUPT, &adev->gfx.eop_irq); in gfx_v9_0_sw_init()
2253 &adev->gfx.eop_irq, AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP); in gfx_v9_0_sw_init()
6593 adev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST; in gfx_v9_0_set_irq_funcs()
6594 adev->gfx.eop_irq.funcs = &gfx_v9_0_eop_irq_funcs; in gfx_v9_0_set_irq_funcs()
H A Damdgpu_gfx_v8_0.c1915 &adev->gfx.eop_irq, irq_type); in gfx_v8_0_compute_ring_init()
1953 …q_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_CP_END_OF_PIPE, &adev->gfx.eop_irq); in gfx_v8_0_sw_init()
2018 r = amdgpu_ring_init(adev, ring, 1024, &adev->gfx.eop_irq, in gfx_v8_0_sw_init()
7045 adev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST; in gfx_v8_0_set_irq_funcs()
7046 adev->gfx.eop_irq.funcs = &gfx_v8_0_eop_irq_funcs; in gfx_v8_0_set_irq_funcs()