Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_PC_LO (Results 1 – 14 of 14) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h90 #define ixSQ_WAVE_PC_LO 0x0018 macro
H A Dgfx_7_0_d.h1910 #define ixSQ_WAVE_PC_LO 0x18 macro
H A Dgfx_7_2_d.h1931 #define ixSQ_WAVE_PC_LO 0x18 macro
H A Dgfx_8_0_d.h2129 #define ixSQ_WAVE_PC_LO 0x18 macro
H A Dgfx_8_1_d.h2097 #define ixSQ_WAVE_PC_LO 0x18 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx_v6_0.c3021 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v6_0_read_wave_data()
H A Damdgpu_gfx_v7_0.c4179 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v7_0_read_wave_data()
H A Damdgpu_gfx_v10_0.c1141 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_LO); in gfx_v10_0_read_wave_data()
H A Damdgpu_gfx_v9_0.c1954 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v9_0_read_wave_data()
H A Damdgpu_gfx_v8_0.c5243 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v8_0_read_wave_data()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h7100 #define ixSQ_WAVE_PC_LO macro
H A Dgc_9_2_1_offset.h7347 #define ixSQ_WAVE_PC_LO macro
H A Dgc_9_1_offset.h7308 #define ixSQ_WAVE_PC_LO macro
H A Dgc_10_1_0_offset.h11163 #define ixSQ_WAVE_PC_LO macro