Home
last modified time | relevance | path

Searched refs:mmCP_HQD_CTX_SAVE_CONTROL (Results 1 – 7 of 7) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_d.h680 #define mmCP_HQD_CTX_SAVE_CONTROL 0x3272 macro
H A Dgfx_8_1_d.h680 #define mmCP_HQD_CTX_SAVE_CONTROL 0x3272 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2910 #define mmCP_HQD_CTX_SAVE_CONTROL … macro
H A Dgc_9_2_1_offset.h3094 #define mmCP_HQD_CTX_SAVE_CONTROL … macro
H A Dgc_9_1_offset.h3138 #define mmCP_HQD_CTX_SAVE_CONTROL … macro
H A Dgc_10_1_0_offset.h5376 #define mmCP_HQD_CTX_SAVE_CONTROL … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx_v8_0.c4548 tmp = RREG32(mmCP_HQD_CTX_SAVE_CONTROL); in gfx_v8_0_mqd_init()