Home
last modified time | relevance | path

Searched refs:mmCP_ME_CNTL (Results 1 – 15 of 15) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
H A Dpolaris10_pwrvirus.h53 { 0x15000000, mmCP_ME_CNTL },
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h449 #define mmCP_ME_CNTL 0x21B6 macro
H A Dgfx_7_0_d.h507 #define mmCP_ME_CNTL 0x21b6 macro
H A Dgfx_7_2_d.h520 #define mmCP_ME_CNTL 0x21b6 macro
H A Dgfx_8_0_d.h573 #define mmCP_ME_CNTL 0x21b6 macro
H A Dgfx_8_1_d.h573 #define mmCP_ME_CNTL 0x21b6 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx_v7_0.c2445 WREG32(mmCP_ME_CNTL, 0); in gfx_v7_0_cp_gfx_enable()
2447 …WREG32(mmCP_ME_CNTL, (CP_ME_CNTL__ME_HALT_MASK | CP_ME_CNTL__PFP_HALT_MASK | CP_ME_CNTL__CE_HALT_M… in gfx_v7_0_cp_gfx_enable()
4673 …WREG32(mmCP_ME_CNTL, CP_ME_CNTL__ME_HALT_MASK | CP_ME_CNTL__PFP_HALT_MASK | CP_ME_CNTL__CE_HALT_MA… in gfx_v7_0_soft_reset()
H A Damdgpu_gfx_v6_0.c1960 WREG32(mmCP_ME_CNTL, 0); in gfx_v6_0_cp_gfx_enable()
1962 WREG32(mmCP_ME_CNTL, (CP_ME_CNTL__ME_HALT_MASK | in gfx_v6_0_cp_gfx_enable()
H A Damdgpu_gfx_v10_0.c2396 u32 tmp = RREG32_SOC15(GC, 0, mmCP_ME_CNTL); in gfx_v10_0_cp_gfx_enable()
2405 WREG32_SOC15(GC, 0, mmCP_ME_CNTL, tmp); in gfx_v10_0_cp_gfx_enable()
H A Damdgpu_gfx_v9_0.c3044 u32 tmp = RREG32_SOC15(GC, 0, mmCP_ME_CNTL); in gfx_v9_0_cp_gfx_enable()
3053 WREG32_SOC15_RLC(GC, 0, mmCP_ME_CNTL, tmp); in gfx_v9_0_cp_gfx_enable()
H A Damdgpu_gfx_v8_0.c4123 u32 tmp = RREG32(mmCP_ME_CNTL); in gfx_v8_0_cp_gfx_enable()
4136 WREG32(mmCP_ME_CNTL, tmp); in gfx_v8_0_cp_gfx_enable()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h194 #define mmCP_ME_CNTL … macro
H A Dgc_9_2_1_offset.h188 #define mmCP_ME_CNTL … macro
H A Dgc_9_1_offset.h194 #define mmCP_ME_CNTL … macro
H A Dgc_10_1_0_offset.h2198 #define mmCP_ME_CNTL … macro