Home
last modified time | relevance | path

Searched refs:sh_per_se (Results 1 – 5 of 5) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_si.c3004 u32 se_num, u32 sh_per_se, in si_setup_spi() argument
3011 for (j = 0; j < sh_per_se; j++) { in si_setup_spi()
3032 u32 sh_per_se) in si_get_rb_disabled() argument
3045 mask = si_create_bitmask(max_rb_num_per_se / sh_per_se); in si_get_rb_disabled()
3051 u32 se_num, u32 sh_per_se, in si_setup_rb() argument
3060 for (j = 0; j < sh_per_se; j++) { in si_setup_rb()
3062 data = si_get_rb_disabled(rdev, max_rb_num_per_se, sh_per_se); in si_setup_rb()
3080 for (j = 0; j < sh_per_se; j++) { in si_setup_rb()
3083 data |= (RASTER_CONFIG_RB_MAP_0 << (i * sh_per_se + j) * 2); in si_setup_rb()
3086 data |= (RASTER_CONFIG_RB_MAP_3 << (i * sh_per_se + j) * 2); in si_setup_rb()
[all …]
H A Dradeon_cik.c3100 u32 sh_per_se) in cik_get_rb_disabled() argument
3113 mask = cik_create_bitmask(max_rb_num_per_se / sh_per_se); in cik_get_rb_disabled()
3129 u32 se_num, u32 sh_per_se, in cik_setup_rb() argument
3138 for (j = 0; j < sh_per_se; j++) { in cik_setup_rb()
3140 data = cik_get_rb_disabled(rdev, max_rb_num_per_se, sh_per_se); in cik_setup_rb()
3142 disabled_rbs |= data << ((i * sh_per_se + j) * HAWAII_RB_BITMAP_WIDTH_PER_SH); in cik_setup_rb()
3144 disabled_rbs |= data << ((i * sh_per_se + j) * CIK_RB_BITMAP_WIDTH_PER_SH); in cik_setup_rb()
3161 for (j = 0; j < sh_per_se; j++) { in cik_setup_rb()
3170 data |= (RASTER_CONFIG_RB_MAP_0 << (i * sh_per_se + j) * 2); in cik_setup_rb()
3173 data |= (RASTER_CONFIG_RB_MAP_3 << (i * sh_per_se + j) * 2); in cik_setup_rb()
[all …]
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx_v6_0.c1382 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v6_0_write_harvested_raster_configs() local
1384 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v6_0_write_harvested_raster_configs()
1395 WARN_ON(!(sh_per_se == 1 || sh_per_se == 2)); in gfx_v6_0_write_harvested_raster_configs()
H A Damdgpu_gfx_v7_0.c1682 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v7_0_write_harvested_raster_configs() local
1684 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v7_0_write_harvested_raster_configs()
1695 WARN_ON(!(sh_per_se == 1 || sh_per_se == 2)); in gfx_v7_0_write_harvested_raster_configs()
H A Damdgpu_gfx_v8_0.c3512 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v8_0_write_harvested_raster_configs() local
3514 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v8_0_write_harvested_raster_configs()
3525 WARN_ON(!(sh_per_se == 1 || sh_per_se == 2)); in gfx_v8_0_write_harvested_raster_configs()