Home
last modified time | relevance | path

Searched refs:DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK (Results 1 – 23 of 23) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dsid.h2072 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000 macro
H A Ddce_v6_0.c124 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
H A Ddce_v8_0.c119 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
H A Ddce_v10_0.c119 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
H A Ddce_v11_0.c123 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h5539 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x00020000L macro
H A Ddce_8_0_sh_mask.h7183 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000 macro
H A Ddce_10_0_sh_mask.h15178 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000 macro
H A Ddce_11_0_sh_mask.h15326 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000 macro
H A Ddce_11_2_sh_mask.h15988 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000 macro
H A Ddce_12_0_sh_mask.h8276 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h2738 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_1_0_sh_mask.h5206 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_2_1_0_sh_mask.h3925 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_0_1_sh_mask.h4103 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_2_1_sh_mask.h1383 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_1_2_sh_mask.h3861 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_1_4_sh_mask.h12227 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_1_6_sh_mask.h4430 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_0_2_sh_mask.h4070 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_2_0_0_sh_mask.h4193 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_0_0_sh_mask.h4174 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro
H A Ddcn_3_2_0_sh_mask.h1385 #define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK … macro