Searched refs:VVT (Results 1 – 10 of 10) sorted by relevance
| /openbsd/gnu/llvm/llvm/utils/TableGen/ |
| H A D | CodeGenDAGPatterns.cpp | 86 insert(VVT); in TypeSetByHwMode()
104 ValueTypeByHwMode VVT; in getValueTypeByHwMode() local
111 VVT.PtrAddrSpace = *ASI++; in getValueTypeByHwMode()
113 return VVT; in getValueTypeByHwMode()
128 for (const auto &P : VVT) { in insert()
143 if (!VVT.hasMode(I.first)) in insert()
649 TypeSetByHwMode Tmp(VVT); in EnforceVectorEltTypeIs()
1555 for (const auto &P : VVT) in SDTypeConstraint()
1587 for (const auto &P : VVT) { in SDTypeConstraint()
2496 for (auto &P : VVT) { in ApplyTypeConstraints()
[all …]
|
| H A D | IntrinsicEmitter.cpp | 400 MVT VVT = VT; in EncodeFixedType() local
401 if (VVT.isScalableVector()) in EncodeFixedType()
403 switch (VVT.getVectorMinNumElements()) { in EncodeFixedType()
419 return EncodeFixedValueType(VVT.getVectorElementType().SimpleTy, Sig); in EncodeFixedType()
|
| H A D | FastISelEmitter.cpp | 173 ValueTypeByHwMode VVT = TP->getTree(0)->getType(0); in emitImmediatePredicate() local
174 assert(VVT.isSimple() && in emitImmediatePredicate()
176 OS << "VT == " << getEnumName(VVT.getSimple().SimpleTy) << " && "; in emitImmediatePredicate()
|
| H A D | DAGISelMatcherGen.cpp | 36 const ValueTypeByHwMode &VVT = RC.getValueTypeNum(0); in getRegisterValueType() local
37 if (VVT.isSimple()) in getRegisterValueType()
38 VT = VVT.getSimple().SimpleTy; in getRegisterValueType()
|
| H A D | CodeGenDAGPatterns.h | 239 bool insert(const ValueTypeByHwMode &VVT);
314 const ValueTypeByHwMode &VVT);
415 ValueTypeByHwMode VVT; member
|
| H A D | RegisterInfoEmitter.cpp | 1263 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc() local
1264 S.push_back(VVT.get(M).SimpleTy); in runTargetDesc()
1313 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc() local
1314 VTs.push_back(VVT.get(M).SimpleTy); in runTargetDesc()
|
| /openbsd/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 2017 EVT VVT = SubOp.getNode()->getValueType(0); in LowerCONCAT_VECTORS() local
2018 EVT EltVT = VVT.getVectorElementType(); in LowerCONCAT_VECTORS()
2019 unsigned NumSubElem = VVT.getVectorNumElements(); in LowerCONCAT_VECTORS()
5178 EVT VVT = (EltVT == MVT::f16) ? MVT::v2f16 : MVT::v2bf16; in ReplaceLoadVector() local
5179 EVT ListVTs[] = {VVT, VVT, VVT, VVT, MVT::Other}; in ReplaceLoadVector()
|
| /openbsd/gnu/llvm/clang/lib/CodeGen/ |
| H A D | CGExprScalar.cpp | 1879 llvm::VectorType *VVT = dyn_cast<llvm::VectorType>(Init->getType()); in VisitInitListExpr() local
1884 if (!VVT) { in VisitInitListExpr()
1927 unsigned InitElts = cast<llvm::FixedVectorType>(VVT)->getNumElements(); in VisitInitListExpr()
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 18565 SDValue VVT = DAG.getNode(ARMISD::VECTOR_REG_CAST, DL, VT, V); in PerformMVEExtCombine() local
18567 ? DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, VVT, in PerformMVEExtCombine()
18569 : DAG.getZeroExtendInReg(VVT, DL, ExtVT); in PerformMVEExtCombine()
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 9772 MVT VVT = MVT::getVectorVT(VT.getScalarType(), NumElm); in lowerBuildVectorAsBroadcast() local
9779 X86ISD::SUBV_BROADCAST_LOAD, dl, Tys, Ops, VVT, MPI, Alignment, in lowerBuildVectorAsBroadcast()
|