Home
last modified time | relevance | path

Searched refs:ixDIDT_SQ_TUNING_CTRL (Results 1 – 9 of 9) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_powertune.c137 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK, DIDT_SQ…
138 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK, DIDT_SQ…
139 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK, DIDT_SQ…
140 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__UNUSED_0_MASK, DIDT_SQ…
279 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK, DIDT_SQ…
280 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK, DIDT_SQ…
281 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK, DIDT_SQ…
282 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__UNUSED_0_MASK, DIDT_SQ…
421 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK, DIDT_SQ…
422 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK, DIDT_SQ…
[all …]
H A Dsmu7_powertune.h46 #define ixDIDT_SQ_TUNING_CTRL 0x0005 macro
H A Dvega10_powertune.c39 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK, DIDT_S…
40 …{ ixDIDT_SQ_TUNING_CTRL, DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK, DIDT_S…
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h7146 #define ixDIDT_SQ_TUNING_CTRL macro
H A Dgc_9_2_1_offset.h7392 #define ixDIDT_SQ_TUNING_CTRL macro
H A Dgc_9_4_2_offset.h33 #define ixDIDT_SQ_TUNING_CTRL macro
H A Dgc_9_1_offset.h7354 #define ixDIDT_SQ_TUNING_CTRL macro
H A Dgc_10_1_0_offset.h11228 #define ixDIDT_SQ_TUNING_CTRL macro
H A Dgc_10_3_0_offset.h13474 #define ixDIDT_SQ_TUNING_CTRL macro