Home
last modified time | relevance | path

Searched refs:mmBIF_INTR_CNTL (Results 1 – 3 of 3) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dnbio_v7_4.c463 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL); in nbio_v7_4_set_ras_controller_irq_state()
475 WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL, bif_intr_cntl); in nbio_v7_4_set_ras_controller_irq_state()
508 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL); in nbio_v7_4_set_ras_err_event_athub_irq_state()
520 WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL, bif_intr_cntl); in nbio_v7_4_set_ras_err_event_athub_irq_state()
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_offset.h2798 #define mmBIF_INTR_CNTL macro
H A Dnbio_2_3_offset.h468 #define mmBIF_INTR_CNTL macro