/qemu/accel/tcg/ |
H A D | atomic_template.h | 266 #define ADD(X, Y) (X + Y) macro 267 GEN_ATOMIC_HELPER_FN(fetch_add, ADD, DATA_TYPE, old) 268 GEN_ATOMIC_HELPER_FN(add_fetch, ADD, DATA_TYPE, new) 269 #undef ADD
|
/qemu/target/rx/ |
H A D | insns.decode | 99 # ADD #uimm4, rd 101 # ADD #imm, rs, rd 103 # ADD dsp[rs].ub, rd 104 # ADD rs, rd 106 # ADD dsp[rs], rd 108 # ADD rs, rs2, rd
|
/qemu/target/s390x/tcg/ |
H A D | insn-data.h.inc | 25 /* ADD */ 40 /* ADD HIGH */ 43 /* ADD IMMEDIATE */ 50 /* ADD IMMEDIATE HIGH */ 52 /* ADD HALFWORD */ 60 /* ADD LOGICAL */ 70 /* ADD LOGICAL HIGH */ 445 /* LOAD AND ADD */ 709 /* MULTIPLY AND ADD */ 1125 /* VECTOR ADD */ [all …]
|
/qemu/tests/docker/dockerfiles/ |
H A D | debian-bootstrap.docker | 9 ADD . /
|
H A D | debian-toolchain.docker | 28 ADD build-toolchain.sh /root/build-toolchain.sh
|
/qemu/ |
H A D | .gitlab-ci.yml | 5 # !!! DO NOT ADD ANY NEW CONFIGURATION TO THIS FILE !!!
|
/qemu/docs/specs/ |
H A D | rocker.txt | 710 OF_DPA_CMD 2 CMD_[ADD|MOD] 922 -ROCKER_EEXIST ADD entry already exists 923 -ROCKER_ENOSPC ADD no space left in flow table 942 FLOW_GROUP_CMD 2 CMD_[ADD|MOD] 1001 -ROCKER_EINVAL ADD|MOD invalid parameters passed in 1002 -ROCKER_EEXIST ADD entry already exists 1003 -ROCKER_ENOSPC ADD no space left in flow table 1006 -ROCKER_ENODEV ADD next group ID doesn't exist
|
/qemu/target/avr/ |
H A D | insn.decode | 53 ADD 0000 11 . ..... .... @op_rd_rr
|
H A D | disas.c | 133 INSN(ADD, "r%d, r%d", a->rd, a->rr)
|
/qemu/hw/arm/ |
H A D | trace-events | 54 smmuv3_notify_flag_add(const char *iommu) "ADD SMMUNotifier node for iommu mr=%s"
|
/qemu/tcg/aarch64/ |
H A D | tcg-target.c.inc | 1060 tcg_out_insn(s, 3502, ADD, 1, temp, temp, base); 1784 tcg_out_insn(s, 3502, ADD, 1, TCG_REG_TMP1, TCG_REG_TMP1, TCG_REG_TMP0); 1955 tcg_out_insn(s, 3501, ADD, TCG_TYPE_I64, base, 1959 tcg_out_insn(s, 3502, ADD, 1, base, h.base, h.index); 2188 tcg_out_insn(s, 3502, ADD, ext, a0, a1, a2); 2570 tcg_out_insn(s, 3611, ADD, vece, a0, a1, a2); 2572 tcg_out_insn(s, 3616, ADD, is_q, vece, a0, a1, a2);
|
/qemu/tcg/ppc/ |
H A D | tcg-target.c.inc | 443 #define ADD XO31(266) 1229 tcg_out_mem_long(s, ADDI, ADD, ret, TCG_REG_TB, tb_diff); 2505 tcg_out32(s, ADD | TAB(TCG_REG_TMP1, 2514 tcg_out32(s, ADD | TAB(TCG_REG_TMP1, TCG_REG_TMP1, TCG_REG_TMP2)); 2739 tcg_out32(s, ADD | TAB(index, h.base, h.index)); 3017 tcg_out_mem_long(s, ADDI, ADD, a0, a1, (int32_t)a2); 3019 tcg_out32(s, ADD | TAB(a0, a1, a2)); 3231 tcg_out_mem_long(s, ADDI, ADD, a0, a1, a2); 3233 tcg_out32(s, ADD | TAB(a0, a1, a2));
|
/qemu/target/sparc/ |
H A D | insns.decode | 169 ADD 10 ..... 0.0000 ..... . ............. @r_r_ri_cc
|
H A D | translate.c | 3329 TRANS(ADD, ALL, do_arith, a, tcg_gen_add_tl, tcg_gen_addi_tl, gen_op_addcc) in TRANS() argument
|
/qemu/target/i386/tcg/ |
H A D | decode-new.c.inc | 1362 [0x00] = X86_OP_ENTRY2(ADD, E,b, G,b, lock), 1363 [0x01] = X86_OP_ENTRY2(ADD, E,v, G,v, lock), 1364 [0x02] = X86_OP_ENTRY2(ADD, G,b, E,b, lock), 1365 [0x03] = X86_OP_ENTRY2(ADD, G,v, E,v, lock), 1366 [0x04] = X86_OP_ENTRY2(ADD, 0,b, I,b, lock), /* AL, Ib */ 1367 [0x05] = X86_OP_ENTRY2(ADD, 0,v, I,z, lock), /* rAX, Iz */
|
/qemu/target/ppc/translate/ |
H A D | fixedpoint-impl.c.inc | 361 TRANS(ADD, do_add_XO, false, false);
|
/qemu/target/ppc/ |
H A D | insn32.decode | 331 ADD 011111 ..... ..... ..... . 100001010 . @XO
|
/qemu/target/mips/tcg/ |
H A D | micromips_translate.c.inc | 167 ADD = 0x4, 1681 case ADD: 2228 FINSN_3ARG_SDPS(ADD);
|
/qemu/target/arm/tcg/ |
H A D | vec_helper.c | 1388 #define DO_FMUL_IDX(NAME, ADD, TYPE, H) \ argument 1398 d[i + j] = TYPE##_##ADD(d[i + j], \
|
H A D | translate.c | 5457 DO_ANY3(ADD, a->s ? gen_add_CC : tcg_gen_add_i32, false, in DO_CMP2() 5942 #define DO_QADDSUB(NAME, ADD, DOUB) \ argument 5945 return op_qaddsub(s, a, ADD, DOUB); \
|
/qemu/tests/tcg/i386/ |
H A D | x86.csv | 209 "ADD AL, imm8","ADDB imm8, AL","addb imm8, AL","04 ib","V","V","","","rw,r","Y","8" 210 "ADD r/m8, imm8","ADDB imm8, r/m8","addb imm8, r/m8","80 /0 ib","V","V","","","rw,r","Y","8" 211 "ADD r/m8, imm8","ADDB imm8, r/m8","addb imm8, r/m8","82 /0 ib","V","N.S.","","","rw,r","Y","8" 213 "ADD r8, r/m8","ADDB r/m8, r8","addb r/m8, r8","02 /r","V","V","","","rw,r","Y","8" 214 "ADD r8, r/m8","ADDB r/m8, r8","addb r/m8, r8","REX 02 /r","N.E.","V","","pseudo64","rw,r","Y","8" 215 "ADD r/m8, r8","ADDB r8, r/m8","addb r8, r/m8","00 /r","V","V","","","rw,r","Y","8" 216 "ADD r/m8, r8","ADDB r8, r/m8","addb r8, r/m8","REX 00 /r","N.E.","V","","pseudo64","rw,r","Y","8" 217 "ADD EAX, imm32","ADDL imm32, EAX","addl imm32, EAX","05 id","V","V","","operand32","rw,r","Y","32" 220 "ADD r32, r/m32","ADDL r/m32, r32","addl r/m32, r32","03 /r","V","V","","operand32","rw,r","Y","32" 221 "ADD r/m32, r32","ADDL r32, r/m32","addl r32, r/m32","01 /r","V","V","","operand32","rw,r","Y","32" [all …]
|
/qemu/tcg/loongarch64/ |
H A D | tcg-target.c.inc | 440 * For bits within that hole, it's more efficient to use LU12I and ADD.
|
/qemu/tcg/s390x/ |
H A D | tcg-target.c.inc | 1400 * ADD LOGICAL WITH CARRY considers (CC & 2) the carry bit.
|
/qemu/disas/ |
H A D | nanomips.c | 1561 static char *ADD(uint64 instruction, Dis_info *info) in ADD() function 16402 0xfc0003ff, 0x20000110, &ADD , 0,
|