Home
last modified time | relevance | path

Searched refs:LOAD (Results 1 – 12 of 12) sorted by relevance

/qemu/target/s390x/tcg/
H A Dinsn-data.h.inc416 /* LOAD */
437 /* LOAD ADDRESS */
445 /* LOAD AND ADD */
451 /* LOAD AND AND */
457 /* LOAD AND OR */
478 /* LOAD BYTE */
509 /* LOAD HIGH */
593 /* LOAD ZERO */
598 /* LOAD FPC */
1030 /* VECTOR LOAD */
[all …]
/qemu/linux-user/
H A Dgen-vdso-elfn.c.inc146 fprintf(stderr, "Multiple LOAD segments\n");
150 fprintf(stderr, "LOAD segment does not cover EHDR\n");
154 fprintf(stderr, "LOAD segment not loaded at address 0\n");
159 fprintf(stderr, "LOAD segment does not cover PHDRs\n");
163 fprintf(stderr, "LOAD segment is not read-write\n");
186 fprintf(stderr, "LOAD segment does not cover %s\n", which);
/qemu/docs/devel/
H A Datomics.rst125 components of the system, before all the LOAD or STORE operations
129 components of the system, after all the LOAD or STORE operations
143 - ``qatomic_load_acquire()``, which guarantees the LOAD to appear to
145 before all the LOAD or STORE operations specified afterwards.
151 after all the LOAD or STORE operations specified before.
162 - ``smp_rmb()`` guarantees that all the LOAD operations specified before
163 the barrier will appear to happen before all the LOAD operations
184 the barrier will appear to happen after all the LOAD or STORE operations
188 - ``smp_mb()`` guarantees that all the LOAD and STORE operations specified
189 before the barrier will appear to happen before all the LOAD and
[all …]
/qemu/linux-user/arm/nwfpe/
H A Dfpopcode.h222 #define LOAD(opcode) ((opcode & BIT_LOAD) != 0) macro
/qemu/target/hexagon/idef-parser/
H A Didef-parser.y55 %token ZXT CONSTEXT LOCNT BREV SIGN LOAD STORE PC LPCFG
339 | LOAD '(' IMM ',' IMM ',' SIGN ',' var ',' lvalue ')'
/qemu/target/hexagon/
H A Dattribs_def.h.inc39 DEF_ATTRIB(LOAD, "Loads from memory", "", "")
H A Dgen_tcg.h110 #define fGEN_TCG_LOAD_pcr(SHIFT, LOAD) \ argument
116 LOAD; \
/qemu/include/hw/misc/
H A Dbcm2835_cprman_internals.h312 .cm_load_mask = R_CM_ ## pll_ ## _ ## LOAD ## channel_ ## _MASK, \
/qemu/hw/nvram/
H A Dxlnx-versal-efuse-ctrl.c145 FIELD(EFUSE_CACHE_LOAD, LOAD, 0, 1)
H A Dxlnx-zynqmp-efuse.c102 FIELD(EFUSE_CACHE_LOAD, LOAD, 0, 1)
/qemu/target/hexagon/imported/
H A Dencode_pp.def289 /* LOAD */
/qemu/tcg/s390x/
H A Dtcg-target.c.inc429 /* Condition codes that result from a LOAD AND TEST. Here, we have no