Searched refs:cmask (Results 1 – 13 of 13) sorted by relevance
/qemu/target/riscv/ |
H A D | pmu.c | 36 void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name) in riscv_pmu_generate_fdt_node() argument 54 fdt_event_ctr_map[2] = cpu_to_be32(cmask | 1 << 0); in riscv_pmu_generate_fdt_node() 59 fdt_event_ctr_map[5] = cpu_to_be32(cmask | 1 << 2); in riscv_pmu_generate_fdt_node() 64 fdt_event_ctr_map[8] = cpu_to_be32(cmask); in riscv_pmu_generate_fdt_node() 69 fdt_event_ctr_map[11] = cpu_to_be32(cmask); in riscv_pmu_generate_fdt_node() 74 fdt_event_ctr_map[14] = cpu_to_be32(cmask); in riscv_pmu_generate_fdt_node()
|
H A D | pmu.h | 34 void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
|
/qemu/hw/pci/ |
H A D | pci.c | 854 dev->cmask[PCI_STATUS] = PCI_STATUS_CAP_LIST; in pci_init_cmask() 855 dev->cmask[PCI_REVISION_ID] = 0xff; in pci_init_cmask() 856 dev->cmask[PCI_CLASS_PROG] = 0xff; in pci_init_cmask() 858 dev->cmask[PCI_HEADER_TYPE] = 0xff; in pci_init_cmask() 859 dev->cmask[PCI_CAPABILITY_LIST] = 0xff; in pci_init_cmask() 938 d->cmask[PCI_IO_BASE] |= PCI_IO_RANGE_TYPE_MASK; in pci_init_mask_bridge() 1008 pci_dev->cmask = g_malloc0(config_size); in pci_config_alloc() 1017 g_free(pci_dev->cmask); in pci_config_free() 1341 pci_set_quad(pci_dev->cmask + addr, ~0ULL); in pci_register_bar() 2465 memset(pdev->cmask + offset, 0xFF, size); in pci_add_capability() [all …]
|
H A D | slotid_cap.c | 35 d->cmask[cap + PCI_SID_ESR] = 0xff; in slotid_cap_init()
|
H A D | pcie.c | 74 uint8_t *cmask = dev->cmask + dev->exp.exp_cap; in pcie_cap_v1_fill() local 105 pci_set_word(cmask + PCI_EXP_LNKSTA, 0); in pcie_cap_v1_fill() 696 pci_word_test_and_clear_mask(dev->cmask + pos + PCI_EXP_SLTSTA, in pcie_cap_slot_init() 1052 memset(dev->cmask + offset, 0xFF, size); in pcie_add_capability()
|
H A D | pcie_sriov.c | 100 pci_set_quad(dev->cmask + addr, ~0ULL); in pcie_sriov_pf_init_vf_bar() 103 pci_set_long(dev->cmask + addr, 0xffffffff); in pcie_sriov_pf_init_vf_bar()
|
H A D | shpc.c | 669 shpc->cmask = g_malloc0(SHPC_SIZEOF(d)); in shpc_init() 740 g_free(shpc->cmask); in shpc_free()
|
H A D | pcie_aer.c | 755 pci_set_long(dev->cmask + pos + PCI_ERR_ROOT_STATUS, in pcie_aer_root_init()
|
/qemu/include/hw/pci/ |
H A D | shpc.h | 21 uint8_t *cmask; member
|
H A D | pci_device.h | 68 uint8_t *cmask; member
|
/qemu/target/sparc/ |
H A D | insns.decode | 92 MEMBAR 10 00000 101000 01111 1 000000 cmask:3 mmask:4
|
H A D | translate.c | 2796 if (a->cmask) { in trans_MEMBAR()
|
/qemu/hw/vfio/ |
H A D | pci.c | 2154 memset(pdev->cmask + pos + 3, 0, size - 3); in vfio_add_vendor_specific_cap()
|